diff options
Diffstat (limited to 'tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic-dual')
3 files changed, 338 insertions, 337 deletions
diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic-dual/config.ini b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic-dual/config.ini index 31269f9bd..e2b1a3bea 100644 --- a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic-dual/config.ini +++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic-dual/config.ini @@ -22,6 +22,7 @@ machine_type=RealView_PBX mem_mode=atomic memories=system.realview.nvmem system.physmem midr_regval=890224640 +multi_proc=true num_work_ids=16 readfile=tests/halt.sh symbolfile= diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic-dual/simout b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic-dual/simout index be4dcf157..50982556e 100755 --- a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic-dual/simout +++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic-dual/simout @@ -1,10 +1,10 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jun 4 2012 12:14:06 -gem5 started Jun 4 2012 17:25:17 +gem5 compiled Jun 28 2012 22:10:14 +gem5 started Jun 29 2012 00:36:18 gem5 executing on zizzer -command line: build/ARM/gem5.opt -d build/ARM/tests/opt/quick/fs/10.linux-boot/arm/linux/realview-simple-atomic-dual -re tests/run.py build/ARM/tests/opt/quick/fs/10.linux-boot/arm/linux/realview-simple-atomic-dual +command line: build/ARM/gem5.fast -d build/ARM/tests/fast/quick/fs/10.linux-boot/arm/linux/realview-simple-atomic-dual -re tests/run.py build/ARM/tests/fast/quick/fs/10.linux-boot/arm/linux/realview-simple-atomic-dual Global frequency set at 1000000000000 ticks per second info: kernel located at: /dist/m5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8 info: Using bootloader at address 0x80000000 diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic-dual/stats.txt b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic-dual/stats.txt index 002831edb..c0313feaf 100644 --- a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic-dual/stats.txt +++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic-dual/stats.txt @@ -4,11 +4,11 @@ sim_seconds 0.911654 # Nu sim_ticks 911653589000 # Number of ticks simulated final_tick 911653589000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 1520101 # Simulator instruction rate (inst/s) -host_op_rate 1964640 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 22862175544 # Simulator tick rate (ticks/s) -host_mem_usage 382804 # Number of bytes of host memory used -host_seconds 39.88 # Real time elapsed on the host +host_inst_rate 2171864 # Simulator instruction rate (inst/s) +host_op_rate 2807005 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 32664627860 # Simulator tick rate (ticks/s) +host_mem_usage 382740 # Number of bytes of host memory used +host_seconds 27.91 # Real time elapsed on the host sim_insts 60615585 # Number of instructions simulated sim_ops 78342060 # Number of ops (including micro ops) simulated system.realview.nvmem.bytes_read::cpu0.inst 20 # Number of bytes read from this memory @@ -30,237 +30,237 @@ system.realview.nvmem.bw_total::cpu0.inst 22 # T system.realview.nvmem.bw_total::cpu1.inst 53 # Total bandwidth to/from this memory (bytes/s) system.realview.nvmem.bw_total::total 75 # Total bandwidth to/from this memory (bytes/s) system.physmem.bytes_read::realview.clcd 39321600 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.dtb.walker 768 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.itb.walker 512 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.inst 661924 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 6760756 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.dtb.walker 1024 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.itb.walker 1152 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 341852 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 3873968 # Number of bytes read from this memory -system.physmem.bytes_read::total 50963556 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 661924 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 341852 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 1003776 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 7197696 # Number of bytes written to this memory +system.physmem.bytes_read::cpu0.dtb.walker 64 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.itb.walker 128 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.inst 506468 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 6290740 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.dtb.walker 192 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.itb.walker 64 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.inst 210652 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 3309616 # Number of bytes read from this memory +system.physmem.bytes_read::total 49639524 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 506468 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 210652 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 717120 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 4196032 # Number of bytes written to this memory system.physmem.bytes_written::cpu0.data 17000 # Number of bytes written to this memory system.physmem.bytes_written::cpu1.data 3010088 # Number of bytes written to this memory -system.physmem.bytes_written::total 10224784 # Number of bytes written to this memory +system.physmem.bytes_written::total 7223120 # Number of bytes written to this memory system.physmem.num_reads::realview.clcd 4915200 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.dtb.walker 12 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.itb.walker 8 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.inst 16561 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 105709 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.dtb.walker 16 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.itb.walker 18 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 5423 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 60557 # Number of read requests responded to by this memory -system.physmem.num_reads::total 5103504 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 112464 # Number of write requests responded to by this memory +system.physmem.num_reads::cpu0.dtb.walker 1 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.itb.walker 2 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.inst 14132 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 98365 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.dtb.walker 3 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.itb.walker 1 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.inst 3373 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 51739 # Number of read requests responded to by this memory +system.physmem.num_reads::total 5082816 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 65563 # Number of write requests responded to by this memory system.physmem.num_writes::cpu0.data 4250 # Number of write requests responded to by this memory system.physmem.num_writes::cpu1.data 752522 # Number of write requests responded to by this memory -system.physmem.num_writes::total 869236 # Number of write requests responded to by this memory +system.physmem.num_writes::total 822335 # Number of write requests responded to by this memory system.physmem.bw_read::realview.clcd 43132173 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.dtb.walker 842 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.itb.walker 562 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.inst 726070 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 7415926 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.dtb.walker 1123 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.itb.walker 1264 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 374980 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 4249386 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 55902326 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 726070 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 374980 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1101050 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 7895209 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.dtb.walker 70 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.itb.walker 140 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.inst 555549 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 6900362 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.dtb.walker 211 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.itb.walker 70 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 231066 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 3630344 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 54449985 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 555549 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 231066 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 786615 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 4602661 # Write bandwidth from this memory (bytes/s) system.physmem.bw_write::cpu0.data 18647 # Write bandwidth from this memory (bytes/s) system.physmem.bw_write::cpu1.data 3301789 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 11215646 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 7895209 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_write::total 7923097 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 4602661 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::realview.clcd 43132173 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.dtb.walker 842 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.itb.walker 562 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 726070 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 7434574 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.dtb.walker 1123 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.itb.walker 1264 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 374980 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 7551175 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 67117972 # Total bandwidth to/from this memory (bytes/s) -system.l2c.replacements 127935 # number of replacements -system.l2c.tagsinuse 26245.835103 # Cycle average of tags in use -system.l2c.total_refs 1477463 # Total number of references to valid blocks. -system.l2c.sampled_refs 156884 # Sample count of references to valid blocks. -system.l2c.avg_refs 9.417551 # Average number of references to valid blocks. +system.physmem.bw_total::cpu0.dtb.walker 70 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.itb.walker 140 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.inst 555549 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 6919010 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.dtb.walker 211 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.itb.walker 70 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.inst 231066 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 6932133 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 62373082 # Total bandwidth to/from this memory (bytes/s) +system.l2c.replacements 70681 # number of replacements +system.l2c.tagsinuse 51554.827924 # Cycle average of tags in use +system.l2c.total_refs 1661073 # Total number of references to valid blocks. +system.l2c.sampled_refs 135855 # Sample count of references to valid blocks. +system.l2c.avg_refs 12.226808 # Average number of references to valid blocks. system.l2c.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.l2c.occ_blocks::writebacks 16687.001530 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.dtb.walker 1.397314 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.itb.walker 0.122168 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.inst 2780.380300 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.data 1123.317941 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.dtb.walker 4.426009 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.itb.walker 0.092136 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.inst 1942.464102 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.data 3706.633603 # Average occupied blocks per requestor -system.l2c.occ_percent::writebacks 0.254623 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.dtb.walker 0.000021 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.itb.walker 0.000002 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.inst 0.042425 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.data 0.017140 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.dtb.walker 0.000068 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.itb.walker 0.000001 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.inst 0.029640 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.data 0.056559 # Average percentage of cache occupancy -system.l2c.occ_percent::total 0.400480 # Average percentage of cache occupancy -system.l2c.ReadReq_hits::cpu0.dtb.walker 5294 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.itb.walker 2199 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.inst 485527 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.data 213776 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.dtb.walker 4291 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.itb.walker 1552 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 359854 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.data 128180 # number of ReadReq hits -system.l2c.ReadReq_hits::total 1200673 # number of ReadReq hits -system.l2c.Writeback_hits::writebacks 578200 # number of Writeback hits -system.l2c.Writeback_hits::total 578200 # number of Writeback hits -system.l2c.UpgradeReq_hits::cpu0.data 835 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu1.data 757 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 1592 # number of UpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu0.data 134 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu1.data 214 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::total 348 # number of SCUpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 68011 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 33233 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 101244 # number of ReadExReq hits -system.l2c.demand_hits::cpu0.dtb.walker 5294 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.itb.walker 2199 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.inst 485527 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 281787 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.dtb.walker 4291 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.itb.walker 1552 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 359854 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 161413 # number of demand (read+write) hits -system.l2c.demand_hits::total 1301917 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.dtb.walker 5294 # number of overall hits -system.l2c.overall_hits::cpu0.itb.walker 2199 # number of overall hits -system.l2c.overall_hits::cpu0.inst 485527 # number of overall hits -system.l2c.overall_hits::cpu0.data 281787 # number of overall hits -system.l2c.overall_hits::cpu1.dtb.walker 4291 # number of overall hits -system.l2c.overall_hits::cpu1.itb.walker 1552 # number of overall hits -system.l2c.overall_hits::cpu1.inst 359854 # number of overall hits -system.l2c.overall_hits::cpu1.data 161413 # number of overall hits -system.l2c.overall_hits::total 1301917 # number of overall hits -system.l2c.ReadReq_misses::cpu0.dtb.walker 12 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.itb.walker 8 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.inst 9928 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.data 9109 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.dtb.walker 16 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.itb.walker 18 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 5336 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.data 10106 # number of ReadReq misses -system.l2c.ReadReq_misses::total 34533 # number of ReadReq misses -system.l2c.UpgradeReq_misses::cpu0.data 6262 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu1.data 3142 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 9404 # number of UpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu0.data 731 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu1.data 408 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::total 1139 # number of SCUpgradeReq misses -system.l2c.ReadExReq_misses::cpu0.data 98092 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 50861 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 148953 # number of ReadExReq misses -system.l2c.demand_misses::cpu0.dtb.walker 12 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.itb.walker 8 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.inst 9928 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 107201 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.dtb.walker 16 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.itb.walker 18 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 5336 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 60967 # number of demand (read+write) misses -system.l2c.demand_misses::total 183486 # number of demand (read+write) misses -system.l2c.overall_misses::cpu0.dtb.walker 12 # number of overall misses -system.l2c.overall_misses::cpu0.itb.walker 8 # number of overall misses -system.l2c.overall_misses::cpu0.inst 9928 # number of overall misses -system.l2c.overall_misses::cpu0.data 107201 # number of overall misses -system.l2c.overall_misses::cpu1.dtb.walker 16 # number of overall misses -system.l2c.overall_misses::cpu1.itb.walker 18 # number of overall misses -system.l2c.overall_misses::cpu1.inst 5336 # number of overall misses -system.l2c.overall_misses::cpu1.data 60967 # number of overall misses -system.l2c.overall_misses::total 183486 # number of overall misses -system.l2c.ReadReq_accesses::cpu0.dtb.walker 5306 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.itb.walker 2207 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.inst 495455 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.data 222885 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.dtb.walker 4307 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.itb.walker 1570 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 365190 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.data 138286 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 1235206 # number of ReadReq accesses(hits+misses) -system.l2c.Writeback_accesses::writebacks 578200 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 578200 # number of Writeback accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu0.data 7097 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1.data 3899 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 10996 # number of UpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu0.data 865 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu1.data 622 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::total 1487 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 166103 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 84094 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 250197 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.dtb.walker 5306 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.itb.walker 2207 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.inst 495455 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 388988 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.dtb.walker 4307 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.itb.walker 1570 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 365190 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 222380 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 1485403 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.dtb.walker 5306 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.itb.walker 2207 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 495455 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 388988 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.dtb.walker 4307 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.itb.walker 1570 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 365190 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 222380 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 1485403 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.002262 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.003625 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.inst 0.020038 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.data 0.040869 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.003715 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.itb.walker 0.011465 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.014612 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.data 0.073080 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.027957 # miss rate for ReadReq accesses -system.l2c.UpgradeReq_miss_rate::cpu0.data 0.882345 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu1.data 0.805848 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.855220 # miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.845087 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.655949 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::total 0.765972 # miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.590549 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 0.604811 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.595343 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::cpu0.dtb.walker 0.002262 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.itb.walker 0.003625 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.inst 0.020038 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.275589 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.dtb.walker 0.003715 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.itb.walker 0.011465 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.014612 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.274157 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.123526 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0.dtb.walker 0.002262 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.itb.walker 0.003625 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.inst 0.020038 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.275589 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.dtb.walker 0.003715 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.itb.walker 0.011465 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.014612 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.274157 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.123526 # miss rate for overall accesses +system.l2c.occ_blocks::writebacks 39271.893324 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.dtb.walker 0.000049 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.itb.walker 0.000326 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.inst 4360.096185 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.data 2483.383308 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.dtb.walker 2.678787 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.itb.walker 0.000776 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.inst 2126.160779 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.data 3310.614391 # Average occupied blocks per requestor +system.l2c.occ_percent::writebacks 0.599242 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.dtb.walker 0.000000 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.inst 0.066530 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.data 0.037893 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.dtb.walker 0.000041 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.itb.walker 0.000000 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.inst 0.032443 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.data 0.050516 # Average percentage of cache occupancy +system.l2c.occ_percent::total 0.786664 # Average percentage of cache occupancy +system.l2c.ReadReq_hits::cpu0.dtb.walker 5302 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.itb.walker 2202 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.inst 487741 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 211552 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.dtb.walker 4297 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.itb.walker 1568 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 361833 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.data 130247 # number of ReadReq hits +system.l2c.ReadReq_hits::total 1204742 # number of ReadReq hits +system.l2c.Writeback_hits::writebacks 613260 # number of Writeback hits +system.l2c.Writeback_hits::total 613260 # number of Writeback hits +system.l2c.UpgradeReq_hits::cpu0.data 827 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu1.data 750 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 1577 # number of UpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu0.data 123 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu1.data 53 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::total 176 # number of SCUpgradeReq hits +system.l2c.ReadExReq_hits::cpu0.data 71506 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 36206 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 107712 # number of ReadExReq hits +system.l2c.demand_hits::cpu0.dtb.walker 5302 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.itb.walker 2202 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.inst 487741 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 283058 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.dtb.walker 4297 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.itb.walker 1568 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 361833 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 166453 # number of demand (read+write) hits +system.l2c.demand_hits::total 1312454 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.dtb.walker 5302 # number of overall hits +system.l2c.overall_hits::cpu0.itb.walker 2202 # number of overall hits +system.l2c.overall_hits::cpu0.inst 487741 # number of overall hits +system.l2c.overall_hits::cpu0.data 283058 # number of overall hits +system.l2c.overall_hits::cpu1.dtb.walker 4297 # number of overall hits +system.l2c.overall_hits::cpu1.itb.walker 1568 # number of overall hits +system.l2c.overall_hits::cpu1.inst 361833 # number of overall hits +system.l2c.overall_hits::cpu1.data 166453 # number of overall hits +system.l2c.overall_hits::total 1312454 # number of overall hits +system.l2c.ReadReq_misses::cpu0.dtb.walker 1 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.itb.walker 2 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.inst 7499 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.data 6382 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.dtb.walker 3 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.itb.walker 1 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.inst 3286 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.data 5264 # number of ReadReq misses +system.l2c.ReadReq_misses::total 22438 # number of ReadReq misses +system.l2c.UpgradeReq_misses::cpu0.data 6263 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1.data 3008 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 9271 # number of UpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu0.data 734 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu1.data 484 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::total 1218 # number of SCUpgradeReq misses +system.l2c.ReadExReq_misses::cpu0.data 93870 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 47031 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 140901 # number of ReadExReq misses +system.l2c.demand_misses::cpu0.dtb.walker 1 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.itb.walker 2 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.inst 7499 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 100252 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.dtb.walker 3 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.itb.walker 1 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 3286 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 52295 # number of demand (read+write) misses +system.l2c.demand_misses::total 163339 # number of demand (read+write) misses +system.l2c.overall_misses::cpu0.dtb.walker 1 # number of overall misses +system.l2c.overall_misses::cpu0.itb.walker 2 # number of overall misses +system.l2c.overall_misses::cpu0.inst 7499 # number of overall misses +system.l2c.overall_misses::cpu0.data 100252 # number of overall misses +system.l2c.overall_misses::cpu1.dtb.walker 3 # number of overall misses +system.l2c.overall_misses::cpu1.itb.walker 1 # number of overall misses +system.l2c.overall_misses::cpu1.inst 3286 # number of overall misses +system.l2c.overall_misses::cpu1.data 52295 # number of overall misses +system.l2c.overall_misses::total 163339 # number of overall misses +system.l2c.ReadReq_accesses::cpu0.dtb.walker 5303 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.itb.walker 2204 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.inst 495240 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 217934 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.dtb.walker 4300 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.itb.walker 1569 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 365119 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.data 135511 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 1227180 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::writebacks 613260 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 613260 # number of Writeback accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0.data 7090 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu1.data 3758 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 10848 # number of UpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu0.data 857 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu1.data 537 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::total 1394 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu0.data 165376 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 83237 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 248613 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.dtb.walker 5303 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.itb.walker 2204 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.inst 495240 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 383310 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.dtb.walker 4300 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.itb.walker 1569 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 365119 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 218748 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 1475793 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.dtb.walker 5303 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.itb.walker 2204 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 495240 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 383310 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.dtb.walker 4300 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.itb.walker 1569 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 365119 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 218748 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 1475793 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000189 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000907 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.015142 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.data 0.029284 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000698 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.itb.walker 0.000637 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.009000 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.data 0.038846 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.018284 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_miss_rate::cpu0.data 0.883357 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu1.data 0.800426 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.854628 # miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.856476 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.901304 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::total 0.873745 # miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.567616 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.565025 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.566748 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000189 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.itb.walker 0.000907 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.inst 0.015142 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.261543 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000698 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.itb.walker 0.000637 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.009000 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.239065 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.110679 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000189 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.itb.walker 0.000907 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.inst 0.015142 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.261543 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000698 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.itb.walker 0.000637 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.009000 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.239065 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.110679 # miss rate for overall accesses system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -269,8 +269,8 @@ system.l2c.avg_blocked_cycles::no_mshrs nan # av system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks::writebacks 112464 # number of writebacks -system.l2c.writebacks::total 112464 # number of writebacks +system.l2c.writebacks::writebacks 65563 # number of writebacks +system.l2c.writebacks::total 65563 # number of writebacks system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD). @@ -327,7 +327,7 @@ system.cpu0.committedInsts 33900598 # Nu system.cpu0.committedOps 44786074 # Number of ops (including micro ops) committed system.cpu0.num_int_alu_accesses 39685287 # Number of integer alu accesses system.cpu0.num_fp_alu_accesses 5074 # Number of float alu accesses -system.cpu0.num_func_calls 1296918 # number of times a function call or return occured +system.cpu0.num_func_calls 1436598 # number of times a function call or return occured system.cpu0.num_conditional_control_insts 4494112 # number of instructions that are conditional controls system.cpu0.num_int_insts 39685287 # number of integer instructions system.cpu0.num_fp_insts 5074 # number of float instructions @@ -344,15 +344,15 @@ system.cpu0.not_idle_fraction 0.025030 # Pe system.cpu0.idle_fraction 0.974970 # Percentage of idle cycles system.cpu0.kern.inst.arm 0 # number of arm instructions executed system.cpu0.kern.inst.quiesce 58955 # number of quiesce instructions executed -system.cpu0.icache.replacements 497177 # number of replacements -system.cpu0.icache.tagsinuse 511.014795 # Cycle average of tags in use +system.cpu0.icache.replacements 497178 # number of replacements +system.cpu0.icache.tagsinuse 511.019581 # Cycle average of tags in use system.cpu0.icache.total_refs 34187980 # Total number of references to valid blocks. -system.cpu0.icache.sampled_refs 497689 # Sample count of references to valid blocks. -system.cpu0.icache.avg_refs 68.693461 # Average number of references to valid blocks. +system.cpu0.icache.sampled_refs 497690 # Sample count of references to valid blocks. +system.cpu0.icache.avg_refs 68.693323 # Average number of references to valid blocks. system.cpu0.icache.warmup_cycle 64536851000 # Cycle when the warmup percentage was hit. -system.cpu0.icache.occ_blocks::cpu0.inst 511.014795 # Average occupied blocks per requestor -system.cpu0.icache.occ_percent::cpu0.inst 0.998076 # Average percentage of cache occupancy -system.cpu0.icache.occ_percent::total 0.998076 # Average percentage of cache occupancy +system.cpu0.icache.occ_blocks::cpu0.inst 511.019581 # Average occupied blocks per requestor +system.cpu0.icache.occ_percent::cpu0.inst 0.998085 # Average percentage of cache occupancy +system.cpu0.icache.occ_percent::total 0.998085 # Average percentage of cache occupancy system.cpu0.icache.ReadReq_hits::cpu0.inst 34187980 # number of ReadReq hits system.cpu0.icache.ReadReq_hits::total 34187980 # number of ReadReq hits system.cpu0.icache.demand_hits::cpu0.inst 34187980 # number of demand (read+write) hits @@ -385,42 +385,42 @@ system.cpu0.icache.avg_blocked_cycles::no_mshrs nan system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.writebacks::writebacks 26062 # number of writebacks -system.cpu0.icache.writebacks::total 26062 # number of writebacks +system.cpu0.icache.writebacks::writebacks 31457 # number of writebacks +system.cpu0.icache.writebacks::total 31457 # number of writebacks system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.dcache.replacements 385595 # number of replacements -system.cpu0.dcache.tagsinuse 475.569441 # Cycle average of tags in use -system.cpu0.dcache.total_refs 14667576 # Total number of references to valid blocks. -system.cpu0.dcache.sampled_refs 386107 # Sample count of references to valid blocks. -system.cpu0.dcache.avg_refs 37.988371 # Average number of references to valid blocks. +system.cpu0.dcache.replacements 380425 # number of replacements +system.cpu0.dcache.tagsinuse 495.308430 # Cycle average of tags in use +system.cpu0.dcache.total_refs 14671885 # Total number of references to valid blocks. +system.cpu0.dcache.sampled_refs 380937 # Sample count of references to valid blocks. +system.cpu0.dcache.avg_refs 38.515253 # Average number of references to valid blocks. system.cpu0.dcache.warmup_cycle 22115000 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.occ_blocks::cpu0.data 475.569441 # Average occupied blocks per requestor -system.cpu0.dcache.occ_percent::cpu0.data 0.928847 # Average percentage of cache occupancy -system.cpu0.dcache.occ_percent::total 0.928847 # Average percentage of cache occupancy -system.cpu0.dcache.ReadReq_hits::cpu0.data 7775792 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 7775792 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 6519223 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 6519223 # number of WriteReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 172927 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::total 172927 # number of LoadLockedReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu0.data 175483 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 175483 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 14295015 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 14295015 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 14295015 # number of overall hits -system.cpu0.dcache.overall_hits::total 14295015 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 240570 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 240570 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 186007 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 186007 # number of WriteReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 9987 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::total 9987 # number of LoadLockedReq misses -system.cpu0.dcache.StoreCondReq_misses::cpu0.data 7377 # number of StoreCondReq misses -system.cpu0.dcache.StoreCondReq_misses::total 7377 # number of StoreCondReq misses -system.cpu0.dcache.demand_misses::cpu0.data 426577 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 426577 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 426577 # number of overall misses -system.cpu0.dcache.overall_misses::total 426577 # number of overall misses +system.cpu0.dcache.occ_blocks::cpu0.data 495.308430 # Average occupied blocks per requestor +system.cpu0.dcache.occ_percent::cpu0.data 0.967399 # Average percentage of cache occupancy +system.cpu0.dcache.occ_percent::total 0.967399 # Average percentage of cache occupancy +system.cpu0.dcache.ReadReq_hits::cpu0.data 7779192 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 7779192 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 6519856 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 6519856 # number of WriteReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 173153 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 173153 # number of LoadLockedReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu0.data 175464 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 175464 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.data 14299048 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 14299048 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 14299048 # number of overall hits +system.cpu0.dcache.overall_hits::total 14299048 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 237170 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 237170 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 185374 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 185374 # number of WriteReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 9761 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 9761 # number of LoadLockedReq misses +system.cpu0.dcache.StoreCondReq_misses::cpu0.data 7396 # number of StoreCondReq misses +system.cpu0.dcache.StoreCondReq_misses::total 7396 # number of StoreCondReq misses +system.cpu0.dcache.demand_misses::cpu0.data 422544 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 422544 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 422544 # number of overall misses +system.cpu0.dcache.overall_misses::total 422544 # number of overall misses system.cpu0.dcache.ReadReq_accesses::cpu0.data 8016362 # number of ReadReq accesses(hits+misses) system.cpu0.dcache.ReadReq_accesses::total 8016362 # number of ReadReq accesses(hits+misses) system.cpu0.dcache.WriteReq_accesses::cpu0.data 6705230 # number of WriteReq accesses(hits+misses) @@ -433,18 +433,18 @@ system.cpu0.dcache.demand_accesses::cpu0.data 14721592 system.cpu0.dcache.demand_accesses::total 14721592 # number of demand (read+write) accesses system.cpu0.dcache.overall_accesses::cpu0.data 14721592 # number of overall (read+write) accesses system.cpu0.dcache.overall_accesses::total 14721592 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.030010 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.030010 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.027741 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.027741 # miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.054599 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.054599 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.040342 # miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::total 0.040342 # miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.028976 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.028976 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.028976 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.028976 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.029586 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.029586 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.027646 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.027646 # miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.053364 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.053364 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.040446 # miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::total 0.040446 # miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.028702 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.028702 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.028702 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.028702 # miss rate for overall accesses system.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -453,8 +453,8 @@ system.cpu0.dcache.avg_blocked_cycles::no_mshrs nan system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed -system.cpu0.dcache.writebacks::writebacks 342703 # number of writebacks -system.cpu0.dcache.writebacks::total 342703 # number of writebacks +system.cpu0.dcache.writebacks::writebacks 353901 # number of writebacks +system.cpu0.dcache.writebacks::total 353901 # number of writebacks system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu1.dtb.inst_hits 0 # ITB inst hits system.cpu1.dtb.inst_misses 0 # ITB inst misses @@ -505,7 +505,7 @@ system.cpu1.committedInsts 26714987 # Nu system.cpu1.committedOps 33555986 # Number of ops (including micro ops) committed system.cpu1.num_int_alu_accesses 30087808 # Number of integer alu accesses system.cpu1.num_fp_alu_accesses 5643 # Number of float alu accesses -system.cpu1.num_func_calls 723750 # number of times a function call or return occured +system.cpu1.num_func_calls 761024 # number of times a function call or return occured system.cpu1.num_conditional_control_insts 3301562 # number of instructions that are conditional controls system.cpu1.num_int_insts 30087808 # number of integer instructions system.cpu1.num_fp_insts 5643 # number of float instructions @@ -563,42 +563,42 @@ system.cpu1.icache.avg_blocked_cycles::no_mshrs nan system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.icache.fast_writes 0 # number of fast writes performed system.cpu1.icache.cache_copies 0 # number of cache copies performed -system.cpu1.icache.writebacks::writebacks 12806 # number of writebacks -system.cpu1.icache.writebacks::total 12806 # number of writebacks +system.cpu1.icache.writebacks::writebacks 15197 # number of writebacks +system.cpu1.icache.writebacks::total 15197 # number of writebacks system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.dcache.replacements 240038 # number of replacements -system.cpu1.dcache.tagsinuse 389.638585 # Cycle average of tags in use -system.cpu1.dcache.total_refs 9512122 # Total number of references to valid blocks. -system.cpu1.dcache.sampled_refs 240396 # Sample count of references to valid blocks. -system.cpu1.dcache.avg_refs 39.568554 # Average number of references to valid blocks. -system.cpu1.dcache.warmup_cycle 69263687500 # Cycle when the warmup percentage was hit. -system.cpu1.dcache.occ_blocks::cpu1.data 389.638585 # Average occupied blocks per requestor -system.cpu1.dcache.occ_percent::cpu1.data 0.761013 # Average percentage of cache occupancy -system.cpu1.dcache.occ_percent::total 0.761013 # Average percentage of cache occupancy -system.cpu1.dcache.ReadReq_hits::cpu1.data 5740038 # number of ReadReq hits -system.cpu1.dcache.ReadReq_hits::total 5740038 # number of ReadReq hits -system.cpu1.dcache.WriteReq_hits::cpu1.data 3634687 # number of WriteReq hits -system.cpu1.dcache.WriteReq_hits::total 3634687 # number of WriteReq hits -system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 56514 # number of LoadLockedReq hits -system.cpu1.dcache.LoadLockedReq_hits::total 56514 # number of LoadLockedReq hits -system.cpu1.dcache.StoreCondReq_hits::cpu1.data 57060 # number of StoreCondReq hits -system.cpu1.dcache.StoreCondReq_hits::total 57060 # number of StoreCondReq hits -system.cpu1.dcache.demand_hits::cpu1.data 9374725 # number of demand (read+write) hits -system.cpu1.dcache.demand_hits::total 9374725 # number of demand (read+write) hits -system.cpu1.dcache.overall_hits::cpu1.data 9374725 # number of overall hits -system.cpu1.dcache.overall_hits::total 9374725 # number of overall hits -system.cpu1.dcache.ReadReq_misses::cpu1.data 161066 # number of ReadReq misses -system.cpu1.dcache.ReadReq_misses::total 161066 # number of ReadReq misses -system.cpu1.dcache.WriteReq_misses::cpu1.data 108913 # number of WriteReq misses -system.cpu1.dcache.WriteReq_misses::total 108913 # number of WriteReq misses -system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 10616 # number of LoadLockedReq misses -system.cpu1.dcache.LoadLockedReq_misses::total 10616 # number of LoadLockedReq misses -system.cpu1.dcache.StoreCondReq_misses::cpu1.data 10014 # number of StoreCondReq misses -system.cpu1.dcache.StoreCondReq_misses::total 10014 # number of StoreCondReq misses -system.cpu1.dcache.demand_misses::cpu1.data 269979 # number of demand (read+write) misses -system.cpu1.dcache.demand_misses::total 269979 # number of demand (read+write) misses -system.cpu1.dcache.overall_misses::cpu1.data 269979 # number of overall misses -system.cpu1.dcache.overall_misses::total 269979 # number of overall misses +system.cpu1.dcache.replacements 236700 # number of replacements +system.cpu1.dcache.tagsinuse 447.071707 # Cycle average of tags in use +system.cpu1.dcache.total_refs 9515102 # Total number of references to valid blocks. +system.cpu1.dcache.sampled_refs 237061 # Sample count of references to valid blocks. +system.cpu1.dcache.avg_refs 40.137779 # Average number of references to valid blocks. +system.cpu1.dcache.warmup_cycle 67292773000 # Cycle when the warmup percentage was hit. +system.cpu1.dcache.occ_blocks::cpu1.data 447.071707 # Average occupied blocks per requestor +system.cpu1.dcache.occ_percent::cpu1.data 0.873187 # Average percentage of cache occupancy +system.cpu1.dcache.occ_percent::total 0.873187 # Average percentage of cache occupancy +system.cpu1.dcache.ReadReq_hits::cpu1.data 5742078 # number of ReadReq hits +system.cpu1.dcache.ReadReq_hits::total 5742078 # number of ReadReq hits +system.cpu1.dcache.WriteReq_hits::cpu1.data 3635346 # number of WriteReq hits +system.cpu1.dcache.WriteReq_hits::total 3635346 # number of WriteReq hits +system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 56591 # number of LoadLockedReq hits +system.cpu1.dcache.LoadLockedReq_hits::total 56591 # number of LoadLockedReq hits +system.cpu1.dcache.StoreCondReq_hits::cpu1.data 56639 # number of StoreCondReq hits +system.cpu1.dcache.StoreCondReq_hits::total 56639 # number of StoreCondReq hits +system.cpu1.dcache.demand_hits::cpu1.data 9377424 # number of demand (read+write) hits +system.cpu1.dcache.demand_hits::total 9377424 # number of demand (read+write) hits +system.cpu1.dcache.overall_hits::cpu1.data 9377424 # number of overall hits +system.cpu1.dcache.overall_hits::total 9377424 # number of overall hits +system.cpu1.dcache.ReadReq_misses::cpu1.data 159026 # number of ReadReq misses +system.cpu1.dcache.ReadReq_misses::total 159026 # number of ReadReq misses +system.cpu1.dcache.WriteReq_misses::cpu1.data 108254 # number of WriteReq misses +system.cpu1.dcache.WriteReq_misses::total 108254 # number of WriteReq misses +system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 10539 # number of LoadLockedReq misses +system.cpu1.dcache.LoadLockedReq_misses::total 10539 # number of LoadLockedReq misses +system.cpu1.dcache.StoreCondReq_misses::cpu1.data 10435 # number of StoreCondReq misses +system.cpu1.dcache.StoreCondReq_misses::total 10435 # number of StoreCondReq misses +system.cpu1.dcache.demand_misses::cpu1.data 267280 # number of demand (read+write) misses +system.cpu1.dcache.demand_misses::total 267280 # number of demand (read+write) misses +system.cpu1.dcache.overall_misses::cpu1.data 267280 # number of overall misses +system.cpu1.dcache.overall_misses::total 267280 # number of overall misses system.cpu1.dcache.ReadReq_accesses::cpu1.data 5901104 # number of ReadReq accesses(hits+misses) system.cpu1.dcache.ReadReq_accesses::total 5901104 # number of ReadReq accesses(hits+misses) system.cpu1.dcache.WriteReq_accesses::cpu1.data 3743600 # number of WriteReq accesses(hits+misses) @@ -611,18 +611,18 @@ system.cpu1.dcache.demand_accesses::cpu1.data 9644704 system.cpu1.dcache.demand_accesses::total 9644704 # number of demand (read+write) accesses system.cpu1.dcache.overall_accesses::cpu1.data 9644704 # number of overall (read+write) accesses system.cpu1.dcache.overall_accesses::total 9644704 # number of overall (read+write) accesses -system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.027294 # miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_miss_rate::total 0.027294 # miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.029093 # miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_miss_rate::total 0.029093 # miss rate for WriteReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.158141 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.158141 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.149298 # miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::total 0.149298 # miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_miss_rate::cpu1.data 0.027992 # miss rate for demand accesses -system.cpu1.dcache.demand_miss_rate::total 0.027992 # miss rate for demand accesses -system.cpu1.dcache.overall_miss_rate::cpu1.data 0.027992 # miss rate for overall accesses -system.cpu1.dcache.overall_miss_rate::total 0.027992 # miss rate for overall accesses +system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.026949 # miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_miss_rate::total 0.026949 # miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.028917 # miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_miss_rate::total 0.028917 # miss rate for WriteReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.156994 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.156994 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.155574 # miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::total 0.155574 # miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_miss_rate::cpu1.data 0.027713 # miss rate for demand accesses +system.cpu1.dcache.demand_miss_rate::total 0.027713 # miss rate for demand accesses +system.cpu1.dcache.overall_miss_rate::cpu1.data 0.027713 # miss rate for overall accesses +system.cpu1.dcache.overall_miss_rate::total 0.027713 # miss rate for overall accesses system.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -631,8 +631,8 @@ system.cpu1.dcache.avg_blocked_cycles::no_mshrs nan system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.dcache.fast_writes 0 # number of fast writes performed system.cpu1.dcache.cache_copies 0 # number of cache copies performed -system.cpu1.dcache.writebacks::writebacks 196629 # number of writebacks -system.cpu1.dcache.writebacks::total 196629 # number of writebacks +system.cpu1.dcache.writebacks::writebacks 212705 # number of writebacks +system.cpu1.dcache.writebacks::total 212705 # number of writebacks system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.iocache.replacements 0 # number of replacements system.iocache.tagsinuse 0 # Cycle average of tags in use |