diff options
Diffstat (limited to 'tests/quick/se/00.hello/ref/alpha/linux')
9 files changed, 766 insertions, 766 deletions
diff --git a/tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/config.ini b/tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/config.ini index 5cc0911e9..e1fc4e09c 100644 --- a/tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/config.ini +++ b/tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/config.ini @@ -181,7 +181,7 @@ block_size=64 clock=1000 header_cycles=1 use_default_range=false -width=64 +width=8 master=system.cpu.l2cache.cpu_side slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side @@ -213,7 +213,7 @@ block_size=64 clock=1000 header_cycles=1 use_default_range=false -width=64 +width=8 master=system.physmem.port[0] slave=system.system_port system.cpu.l2cache.mem_side diff --git a/tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/simout b/tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/simout index b9f1a2caf..da63093c1 100755 --- a/tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/simout +++ b/tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/simout @@ -1,12 +1,12 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jun 4 2012 11:50:11 -gem5 started Jun 4 2012 14:15:31 +gem5 compiled Jul 2 2012 08:30:56 +gem5 started Jul 2 2012 09:08:18 gem5 executing on zizzer -command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/00.hello/alpha/linux/inorder-timing -re tests/run.py build/ALPHA/tests/opt/quick/se/00.hello/alpha/linux/inorder-timing +command line: build/ALPHA/gem5.fast -d build/ALPHA/tests/fast/quick/se/00.hello/alpha/linux/inorder-timing -re tests/run.py build/ALPHA/tests/fast/quick/se/00.hello/alpha/linux/inorder-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... info: Increasing stack size by one page. Hello world! -Exiting @ tick 21234500 because target called exit() +Exiting @ tick 21985500 because target called exit() diff --git a/tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/stats.txt b/tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/stats.txt index 6887d118d..b38d65b68 100644 --- a/tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.000021 # Number of seconds simulated -sim_ticks 21234500 # Number of ticks simulated -final_tick 21234500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.000022 # Number of seconds simulated +sim_ticks 21985500 # Number of ticks simulated +final_tick 21985500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 73768 # Simulator instruction rate (inst/s) -host_op_rate 73752 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 244499363 # Simulator tick rate (ticks/s) -host_mem_usage 214444 # Number of bytes of host memory used -host_seconds 0.09 # Real time elapsed on the host +host_inst_rate 65949 # Simulator instruction rate (inst/s) +host_op_rate 65938 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 226330541 # Simulator tick rate (ticks/s) +host_mem_usage 218192 # Number of bytes of host memory used +host_seconds 0.10 # Real time elapsed on the host sim_insts 6404 # Number of instructions simulated sim_ops 6404 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu.inst 19264 # Number of bytes read from this memory @@ -19,14 +19,14 @@ system.physmem.bytes_inst_read::total 19264 # Nu system.physmem.num_reads::cpu.inst 301 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 168 # Number of read requests responded to by this memory system.physmem.num_reads::total 469 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 907202901 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 506345805 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1413548706 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 907202901 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 907202901 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 907202901 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 506345805 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1413548706 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 876213868 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 489049601 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1365263469 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 876213868 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 876213868 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 876213868 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 489049601 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1365263469 # Total bandwidth to/from this memory (bytes/s) system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv @@ -35,14 +35,14 @@ system.cpu.dtb.read_hits 1186 # DT system.cpu.dtb.read_misses 7 # DTB read misses system.cpu.dtb.read_acv 0 # DTB read access violations system.cpu.dtb.read_accesses 1193 # DTB read accesses -system.cpu.dtb.write_hits 898 # DTB write hits +system.cpu.dtb.write_hits 900 # DTB write hits system.cpu.dtb.write_misses 3 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations -system.cpu.dtb.write_accesses 901 # DTB write accesses -system.cpu.dtb.data_hits 2084 # DTB hits +system.cpu.dtb.write_accesses 903 # DTB write accesses +system.cpu.dtb.data_hits 2086 # DTB hits system.cpu.dtb.data_misses 10 # DTB misses system.cpu.dtb.data_acv 0 # DTB access violations -system.cpu.dtb.data_accesses 2094 # DTB accesses +system.cpu.dtb.data_accesses 2096 # DTB accesses system.cpu.itb.fetch_hits 908 # ITB hits system.cpu.itb.fetch_misses 17 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv @@ -60,26 +60,26 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 17 # Number of system calls -system.cpu.numCycles 42470 # number of cpu cycles simulated +system.cpu.numCycles 43972 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.branch_predictor.lookups 1608 # Number of BP lookups -system.cpu.branch_predictor.condPredicted 1127 # Number of conditional branches predicted +system.cpu.branch_predictor.lookups 1607 # Number of BP lookups +system.cpu.branch_predictor.condPredicted 1126 # Number of conditional branches predicted system.cpu.branch_predictor.condIncorrect 712 # Number of conditional branches incorrect -system.cpu.branch_predictor.BTBLookups 1187 # Number of BTB lookups +system.cpu.branch_predictor.BTBLookups 1186 # Number of BTB lookups system.cpu.branch_predictor.BTBHits 314 # Number of BTB hits system.cpu.branch_predictor.usedRAS 126 # Number of times the RAS was used to get a target. system.cpu.branch_predictor.RASInCorrect 0 # Number of incorrect RAS predictions. -system.cpu.branch_predictor.BTBHitPct 26.453243 # BTB Hit Percentage +system.cpu.branch_predictor.BTBHitPct 26.475548 # BTB Hit Percentage system.cpu.branch_predictor.predictedTaken 464 # Number of Branches Predicted As Taken (True). -system.cpu.branch_predictor.predictedNotTaken 1144 # Number of Branches Predicted As Not Taken (False). -system.cpu.regfile_manager.intRegFileReads 5213 # Number of Reads from Int. Register File +system.cpu.branch_predictor.predictedNotTaken 1143 # Number of Branches Predicted As Not Taken (False). +system.cpu.regfile_manager.intRegFileReads 5212 # Number of Reads from Int. Register File system.cpu.regfile_manager.intRegFileWrites 4580 # Number of Writes to Int. Register File -system.cpu.regfile_manager.intRegFileAccesses 9793 # Total Accesses (Read+Write) to the Int. Register File +system.cpu.regfile_manager.intRegFileAccesses 9792 # Total Accesses (Read+Write) to the Int. Register File system.cpu.regfile_manager.floatRegFileReads 8 # Number of Reads from FP Register File system.cpu.regfile_manager.floatRegFileWrites 2 # Number of Writes to FP Register File system.cpu.regfile_manager.floatRegFileAccesses 10 # Total Accesses (Read+Write) to the FP Register File -system.cpu.regfile_manager.regForwards 2970 # Number of Registers Read Through Forwarding Logic +system.cpu.regfile_manager.regForwards 2971 # Number of Registers Read Through Forwarding Logic system.cpu.agen_unit.agens 2183 # Number of Address Generations system.cpu.execution_unit.predictedTakenIncorrect 284 # Number of Branches Incorrectly Predicted As Taken. system.cpu.execution_unit.predictedNotTakenIncorrect 367 # Number of Branches Incorrectly Predicted As Not Taken). @@ -90,12 +90,12 @@ system.cpu.execution_unit.executions 4474 # Nu system.cpu.mult_div_unit.multiplies 1 # Number of Multipy Operations Executed system.cpu.mult_div_unit.divides 0 # Number of Divide Operations Executed system.cpu.contextSwitches 1 # Number of context switches -system.cpu.threadCycles 11434 # Total Number of Cycles A Thread Was Active in CPU (Per-Thread) +system.cpu.threadCycles 12078 # Total Number of Cycles A Thread Was Active in CPU (Per-Thread) system.cpu.smtCycles 0 # Total number of cycles that the CPU was in SMT-mode -system.cpu.timesIdled 443 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 35079 # Number of cycles cpu's stages were not processed -system.cpu.runCycles 7391 # Number of cycles cpu stages are processed. -system.cpu.activity 17.402873 # Percentage of cycles cpu is active +system.cpu.timesIdled 536 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 36557 # Number of cycles cpu's stages were not processed +system.cpu.runCycles 7415 # Number of cycles cpu stages are processed. +system.cpu.activity 16.863004 # Percentage of cycles cpu is active system.cpu.comLoads 1185 # Number of Load instructions committed system.cpu.comStores 865 # Number of Store instructions committed system.cpu.comBranches 1051 # Number of Branches instructions committed @@ -107,72 +107,72 @@ system.cpu.committedInsts 6404 # Nu system.cpu.committedOps 6404 # Number of Ops committed (Per-Thread) system.cpu.smtCommittedInsts 0 # Number of SMT Instructions committed (Per-Thread) system.cpu.committedInsts_total 6404 # Number of Instructions committed (Total) -system.cpu.cpi 6.631793 # CPI: Cycles Per Instruction (Per-Thread) +system.cpu.cpi 6.866334 # CPI: Cycles Per Instruction (Per-Thread) system.cpu.smt_cpi nan # CPI: Total SMT-CPI -system.cpu.cpi_total 6.631793 # CPI: Total CPI of All Threads -system.cpu.ipc 0.150789 # IPC: Instructions Per Cycle (Per-Thread) +system.cpu.cpi_total 6.866334 # CPI: Total CPI of All Threads +system.cpu.ipc 0.145638 # IPC: Instructions Per Cycle (Per-Thread) system.cpu.smt_ipc nan # IPC: Total SMT-IPC -system.cpu.ipc_total 0.150789 # IPC: Total IPC of All Threads -system.cpu.stage0.idleCycles 37550 # Number of cycles 0 instructions are processed. -system.cpu.stage0.runCycles 4920 # Number of cycles 1+ instructions are processed. -system.cpu.stage0.utilization 11.584648 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage1.idleCycles 38585 # Number of cycles 0 instructions are processed. -system.cpu.stage1.runCycles 3885 # Number of cycles 1+ instructions are processed. -system.cpu.stage1.utilization 9.147634 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage2.idleCycles 38290 # Number of cycles 0 instructions are processed. -system.cpu.stage2.runCycles 4180 # Number of cycles 1+ instructions are processed. -system.cpu.stage2.utilization 9.842242 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage3.idleCycles 41130 # Number of cycles 0 instructions are processed. -system.cpu.stage3.runCycles 1340 # Number of cycles 1+ instructions are processed. -system.cpu.stage3.utilization 3.155168 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage4.idleCycles 38002 # Number of cycles 0 instructions are processed. -system.cpu.stage4.runCycles 4468 # Number of cycles 1+ instructions are processed. -system.cpu.stage4.utilization 10.520367 # Percentage of cycles stage was utilized (processing insts). +system.cpu.ipc_total 0.145638 # IPC: Total IPC of All Threads +system.cpu.stage0.idleCycles 39051 # Number of cycles 0 instructions are processed. +system.cpu.stage0.runCycles 4921 # Number of cycles 1+ instructions are processed. +system.cpu.stage0.utilization 11.191213 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage1.idleCycles 40084 # Number of cycles 0 instructions are processed. +system.cpu.stage1.runCycles 3888 # Number of cycles 1+ instructions are processed. +system.cpu.stage1.utilization 8.841990 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage2.idleCycles 39791 # Number of cycles 0 instructions are processed. +system.cpu.stage2.runCycles 4181 # Number of cycles 1+ instructions are processed. +system.cpu.stage2.utilization 9.508323 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage3.idleCycles 42630 # Number of cycles 0 instructions are processed. +system.cpu.stage3.runCycles 1342 # Number of cycles 1+ instructions are processed. +system.cpu.stage3.utilization 3.051942 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage4.idleCycles 39502 # Number of cycles 0 instructions are processed. +system.cpu.stage4.runCycles 4470 # Number of cycles 1+ instructions are processed. +system.cpu.stage4.utilization 10.165560 # Percentage of cycles stage was utilized (processing insts). system.cpu.icache.replacements 0 # number of replacements -system.cpu.icache.tagsinuse 138.955928 # Cycle average of tags in use -system.cpu.icache.total_refs 558 # Total number of references to valid blocks. +system.cpu.icache.tagsinuse 138.644500 # Cycle average of tags in use +system.cpu.icache.total_refs 557 # Total number of references to valid blocks. system.cpu.icache.sampled_refs 301 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 1.853821 # Average number of references to valid blocks. +system.cpu.icache.avg_refs 1.850498 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 138.955928 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.067850 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.067850 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 558 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 558 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 558 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 558 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 558 # number of overall hits -system.cpu.icache.overall_hits::total 558 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 350 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 350 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 350 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 350 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 350 # number of overall misses -system.cpu.icache.overall_misses::total 350 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 19343500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 19343500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 19343500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 19343500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 19343500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 19343500 # number of overall miss cycles +system.cpu.icache.occ_blocks::cpu.inst 138.644500 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.067698 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.067698 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 557 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 557 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 557 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 557 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 557 # number of overall hits +system.cpu.icache.overall_hits::total 557 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 351 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 351 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 351 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 351 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 351 # number of overall misses +system.cpu.icache.overall_misses::total 351 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 19781500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 19781500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 19781500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 19781500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 19781500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 19781500 # number of overall miss cycles system.cpu.icache.ReadReq_accesses::cpu.inst 908 # number of ReadReq accesses(hits+misses) system.cpu.icache.ReadReq_accesses::total 908 # number of ReadReq accesses(hits+misses) system.cpu.icache.demand_accesses::cpu.inst 908 # number of demand (read+write) accesses system.cpu.icache.demand_accesses::total 908 # number of demand (read+write) accesses system.cpu.icache.overall_accesses::cpu.inst 908 # number of overall (read+write) accesses system.cpu.icache.overall_accesses::total 908 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.385463 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.385463 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.385463 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.385463 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.385463 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.385463 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55267.142857 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 55267.142857 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 55267.142857 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 55267.142857 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 55267.142857 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 55267.142857 # average overall miss latency +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.386564 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.386564 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.386564 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.386564 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.386564 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.386564 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 56357.549858 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 56357.549858 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 56357.549858 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 56357.549858 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 56357.549858 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 56357.549858 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -181,70 +181,70 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 48 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 48 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 48 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 48 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 48 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 48 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 49 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 49 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 49 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 49 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 49 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 49 # number of overall MSHR hits system.cpu.icache.ReadReq_mshr_misses::cpu.inst 302 # number of ReadReq MSHR misses system.cpu.icache.ReadReq_mshr_misses::total 302 # number of ReadReq MSHR misses system.cpu.icache.demand_mshr_misses::cpu.inst 302 # number of demand (read+write) MSHR misses system.cpu.icache.demand_mshr_misses::total 302 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 302 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 302 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 16051500 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 16051500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 16051500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 16051500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 16051500 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 16051500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 16493500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 16493500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 16493500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 16493500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 16493500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 16493500 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.332599 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.332599 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.332599 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.332599 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.332599 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.332599 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53150.662252 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53150.662252 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53150.662252 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 53150.662252 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53150.662252 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 53150.662252 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54614.238411 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54614.238411 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54614.238411 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 54614.238411 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54614.238411 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 54614.238411 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.replacements 0 # number of replacements -system.cpu.dcache.tagsinuse 102.711534 # Cycle average of tags in use -system.cpu.dcache.total_refs 1703 # Total number of references to valid blocks. +system.cpu.dcache.tagsinuse 102.468585 # Cycle average of tags in use +system.cpu.dcache.total_refs 1702 # Total number of references to valid blocks. system.cpu.dcache.sampled_refs 168 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 10.136905 # Average number of references to valid blocks. +system.cpu.dcache.avg_refs 10.130952 # Average number of references to valid blocks. system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 102.711534 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.025076 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.025076 # Average percentage of cache occupancy +system.cpu.dcache.occ_blocks::cpu.data 102.468585 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.025017 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.025017 # Average percentage of cache occupancy system.cpu.dcache.ReadReq_hits::cpu.data 1088 # number of ReadReq hits system.cpu.dcache.ReadReq_hits::total 1088 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 615 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 615 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 1703 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 1703 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 1703 # number of overall hits -system.cpu.dcache.overall_hits::total 1703 # number of overall hits +system.cpu.dcache.WriteReq_hits::cpu.data 614 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 614 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 1702 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 1702 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 1702 # number of overall hits +system.cpu.dcache.overall_hits::total 1702 # number of overall hits system.cpu.dcache.ReadReq_misses::cpu.data 97 # number of ReadReq misses system.cpu.dcache.ReadReq_misses::total 97 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 250 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 250 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 347 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 347 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 347 # number of overall misses -system.cpu.dcache.overall_misses::total 347 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 5507500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 5507500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 13555000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 13555000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 19062500 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 19062500 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 19062500 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 19062500 # number of overall miss cycles +system.cpu.dcache.WriteReq_misses::cpu.data 251 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 251 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 348 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 348 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 348 # number of overall misses +system.cpu.dcache.overall_misses::total 348 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 5918000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 5918000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 15290000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 15290000 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 21208000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 21208000 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 21208000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 21208000 # number of overall miss cycles system.cpu.dcache.ReadReq_accesses::cpu.data 1185 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_accesses::total 1185 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 865 # number of WriteReq accesses(hits+misses) @@ -255,36 +255,36 @@ system.cpu.dcache.overall_accesses::cpu.data 2050 system.cpu.dcache.overall_accesses::total 2050 # number of overall (read+write) accesses system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.081857 # miss rate for ReadReq accesses system.cpu.dcache.ReadReq_miss_rate::total 0.081857 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.289017 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.289017 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.169268 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.169268 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.169268 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.169268 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56778.350515 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 56778.350515 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 54220 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 54220 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 54935.158501 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 54935.158501 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 54935.158501 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 54935.158501 # average overall miss latency +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.290173 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.290173 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.169756 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.169756 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.169756 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.169756 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 61010.309278 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 61010.309278 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 60916.334661 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 60916.334661 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 60942.528736 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 60942.528736 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 60942.528736 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 60942.528736 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 1656000 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 1689000 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 36 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 37 # number of cycles access was blocked system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 46000 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 45648.648649 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed system.cpu.dcache.ReadReq_mshr_hits::cpu.data 2 # number of ReadReq MSHR hits system.cpu.dcache.ReadReq_mshr_hits::total 2 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 177 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 177 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 179 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 179 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 179 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 179 # number of overall MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 178 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 178 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 180 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 180 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 180 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 180 # number of overall MSHR hits system.cpu.dcache.ReadReq_mshr_misses::cpu.data 95 # number of ReadReq MSHR misses system.cpu.dcache.ReadReq_mshr_misses::total 95 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 73 # number of WriteReq MSHR misses @@ -293,14 +293,14 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 168 system.cpu.dcache.demand_mshr_misses::total 168 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 168 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 168 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 5113000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 5113000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3909500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 3909500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 9022500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 9022500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 9022500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 9022500 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 5509500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 5509500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4096500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 4096500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 9606000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 9606000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 9606000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 9606000 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.080169 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.080169 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.084393 # mshr miss rate for WriteReq accesses @@ -309,26 +309,26 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.081951 system.cpu.dcache.demand_mshr_miss_rate::total 0.081951 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.081951 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.081951 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53821.052632 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53821.052632 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53554.794521 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53554.794521 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53705.357143 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 53705.357143 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53705.357143 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 53705.357143 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 57994.736842 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57994.736842 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 56116.438356 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56116.438356 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 57178.571429 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 57178.571429 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 57178.571429 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 57178.571429 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.tagsinuse 195.300582 # Cycle average of tags in use +system.cpu.l2cache.tagsinuse 194.857279 # Cycle average of tags in use system.cpu.l2cache.total_refs 1 # Total number of references to valid blocks. system.cpu.l2cache.sampled_refs 395 # Sample count of references to valid blocks. system.cpu.l2cache.avg_refs 0.002532 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::cpu.inst 139.031748 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 56.268833 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::cpu.inst 0.004243 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.001717 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.005960 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::cpu.inst 138.715070 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 56.142209 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::cpu.inst 0.004233 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.001713 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.005947 # Average percentage of cache occupancy system.cpu.l2cache.ReadReq_hits::cpu.inst 1 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::total 1 # number of ReadReq hits system.cpu.l2cache.demand_hits::cpu.inst 1 # number of demand (read+write) hits @@ -346,17 +346,17 @@ system.cpu.l2cache.demand_misses::total 469 # nu system.cpu.l2cache.overall_misses::cpu.inst 301 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 168 # number of overall misses system.cpu.l2cache.overall_misses::total 469 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 15708000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 4994000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 20702000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3821500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 3821500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 15708000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 8815500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 24523500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 15708000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 8815500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 24523500 # number of overall miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 16152000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 5390000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 21542000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4007500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 4007500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 16152000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 9397500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 25549500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 16152000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 9397500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 25549500 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 302 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 95 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 397 # number of ReadReq accesses(hits+misses) @@ -379,17 +379,17 @@ system.cpu.l2cache.demand_miss_rate::total 0.997872 # system.cpu.l2cache.overall_miss_rate::cpu.inst 0.996689 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.997872 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52186.046512 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52568.421053 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 52277.777778 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52349.315068 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52349.315068 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52186.046512 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52473.214286 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 52288.912580 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52186.046512 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52473.214286 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 52288.912580 # average overall miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 53661.129568 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 56736.842105 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 54398.989899 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 54897.260274 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 54897.260274 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 53661.129568 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 55937.500000 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 54476.545842 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 53661.129568 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 55937.500000 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 54476.545842 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -409,17 +409,17 @@ system.cpu.l2cache.demand_mshr_misses::total 469 system.cpu.l2cache.overall_mshr_misses::cpu.inst 301 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 168 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 469 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 12038500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3838000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 15876500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2942500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2942500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 12038500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 6780500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 18819000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 12038500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 6780500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 18819000 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 12487000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 4239000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 16726000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3129500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3129500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 12487000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 7368500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 19855500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 12487000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 7368500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 19855500 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.996689 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.997481 # mshr miss rate for ReadReq accesses @@ -431,17 +431,17 @@ system.cpu.l2cache.demand_mshr_miss_rate::total 0.997872 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996689 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.997872 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 39995.016611 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40400 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40092.171717 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40308.219178 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40308.219178 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 39995.016611 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40360.119048 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40125.799574 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 39995.016611 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40360.119048 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40125.799574 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 41485.049834 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 44621.052632 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 42237.373737 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 42869.863014 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 42869.863014 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 41485.049834 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 43860.119048 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 42335.820896 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 41485.049834 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 43860.119048 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 42335.820896 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/config.ini b/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/config.ini index 280f44c05..fb11f0585 100644 --- a/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/config.ini +++ b/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/config.ini @@ -479,7 +479,7 @@ block_size=64 clock=1000 header_cycles=1 use_default_range=false -width=64 +width=8 master=system.cpu.l2cache.cpu_side slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side @@ -511,7 +511,7 @@ block_size=64 clock=1000 header_cycles=1 use_default_range=false -width=64 +width=8 master=system.physmem.port[0] slave=system.system_port system.cpu.l2cache.mem_side diff --git a/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/simout b/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/simout index da5dd186c..809102793 100755 --- a/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/simout +++ b/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/simout @@ -1,12 +1,12 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jun 28 2012 22:05:18 -gem5 started Jun 28 2012 22:09:21 +gem5 compiled Jul 2 2012 08:30:56 +gem5 started Jul 2 2012 09:08:18 gem5 executing on zizzer command line: build/ALPHA/gem5.fast -d build/ALPHA/tests/fast/quick/se/00.hello/alpha/linux/o3-timing -re tests/run.py build/ALPHA/tests/fast/quick/se/00.hello/alpha/linux/o3-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... info: Increasing stack size by one page. Hello world! -Exiting @ tick 12146500 because target called exit() +Exiting @ tick 12811000 because target called exit() diff --git a/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/stats.txt index 40a9fef11..37f1f46b0 100644 --- a/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/stats.txt @@ -1,52 +1,52 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.000012 # Number of seconds simulated -sim_ticks 12146500 # Number of ticks simulated -final_tick 12146500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.000013 # Number of seconds simulated +sim_ticks 12811000 # Number of ticks simulated +final_tick 12811000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 109785 # Simulator instruction rate (inst/s) -host_op_rate 109750 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 208686624 # Simulator tick rate (ticks/s) -host_mem_usage 218220 # Number of bytes of host memory used -host_seconds 0.06 # Real time elapsed on the host +host_inst_rate 61639 # Simulator instruction rate (inst/s) +host_op_rate 61622 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 123585600 # Simulator tick rate (ticks/s) +host_mem_usage 219212 # Number of bytes of host memory used +host_seconds 0.10 # Real time elapsed on the host sim_insts 6386 # Number of instructions simulated sim_ops 6386 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu.inst 19968 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 11264 # Number of bytes read from this memory -system.physmem.bytes_read::total 31232 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 19968 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 19968 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu.inst 312 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 176 # Number of read requests responded to by this memory -system.physmem.num_reads::total 488 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1643930350 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 927345326 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 2571275676 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1643930350 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1643930350 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1643930350 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 927345326 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 2571275676 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bytes_read::cpu.inst 20096 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 11200 # Number of bytes read from this memory +system.physmem.bytes_read::total 31296 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 20096 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 20096 # Number of instructions bytes read from this memory +system.physmem.num_reads::cpu.inst 314 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 175 # Number of read requests responded to by this memory +system.physmem.num_reads::total 489 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu.inst 1568651940 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 874248693 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 2442900632 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 1568651940 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 1568651940 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 1568651940 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 874248693 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 2442900632 # Total bandwidth to/from this memory (bytes/s) system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 1978 # DTB read hits -system.cpu.dtb.read_misses 49 # DTB read misses +system.cpu.dtb.read_hits 1966 # DTB read hits +system.cpu.dtb.read_misses 45 # DTB read misses system.cpu.dtb.read_acv 0 # DTB read access violations -system.cpu.dtb.read_accesses 2027 # DTB read accesses +system.cpu.dtb.read_accesses 2011 # DTB read accesses system.cpu.dtb.write_hits 1059 # DTB write hits -system.cpu.dtb.write_misses 31 # DTB write misses +system.cpu.dtb.write_misses 28 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations -system.cpu.dtb.write_accesses 1090 # DTB write accesses -system.cpu.dtb.data_hits 3037 # DTB hits -system.cpu.dtb.data_misses 80 # DTB misses +system.cpu.dtb.write_accesses 1087 # DTB write accesses +system.cpu.dtb.data_hits 3025 # DTB hits +system.cpu.dtb.data_misses 73 # DTB misses system.cpu.dtb.data_acv 0 # DTB access violations -system.cpu.dtb.data_accesses 3117 # DTB accesses -system.cpu.itb.fetch_hits 2279 # ITB hits -system.cpu.itb.fetch_misses 30 # ITB misses +system.cpu.dtb.data_accesses 3098 # DTB accesses +system.cpu.itb.fetch_hits 2254 # ITB hits +system.cpu.itb.fetch_misses 39 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 2309 # ITB accesses +system.cpu.itb.fetch_accesses 2293 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -60,246 +60,246 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 17 # Number of system calls -system.cpu.numCycles 24294 # number of cpu cycles simulated +system.cpu.numCycles 25623 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.BPredUnit.lookups 2808 # Number of BP lookups -system.cpu.BPredUnit.condPredicted 1620 # Number of conditional branches predicted -system.cpu.BPredUnit.condIncorrect 530 # Number of conditional branches incorrect -system.cpu.BPredUnit.BTBLookups 2127 # Number of BTB lookups -system.cpu.BPredUnit.BTBHits 736 # Number of BTB hits +system.cpu.BPredUnit.lookups 2750 # Number of BP lookups +system.cpu.BPredUnit.condPredicted 1591 # Number of conditional branches predicted +system.cpu.BPredUnit.condIncorrect 527 # Number of conditional branches incorrect +system.cpu.BPredUnit.BTBLookups 2077 # Number of BTB lookups +system.cpu.BPredUnit.BTBHits 748 # Number of BTB hits system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.BPredUnit.usedRAS 421 # Number of times the RAS was used to get a target. -system.cpu.BPredUnit.RASInCorrect 67 # Number of incorrect RAS predictions. -system.cpu.fetch.icacheStallCycles 7536 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 16063 # Number of instructions fetch has processed -system.cpu.fetch.Branches 2808 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 1157 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 2867 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 1787 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 912 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 23 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 639 # Number of stall cycles due to pending traps -system.cpu.fetch.CacheLines 2279 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 349 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 13192 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 1.217632 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.600569 # Number of instructions fetched each cycle (Total) +system.cpu.BPredUnit.usedRAS 402 # Number of times the RAS was used to get a target. +system.cpu.BPredUnit.RASInCorrect 69 # Number of incorrect RAS predictions. +system.cpu.fetch.icacheStallCycles 8523 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 15693 # Number of instructions fetch has processed +system.cpu.fetch.Branches 2750 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 1150 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 2817 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 1761 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 996 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 25 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 745 # Number of stall cycles due to pending traps +system.cpu.fetch.CacheLines 2254 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 361 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 14299 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 1.097489 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.491166 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 10325 78.27% 78.27% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 292 2.21% 80.48% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 224 1.70% 82.18% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 225 1.71% 83.88% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 268 2.03% 85.92% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 190 1.44% 87.36% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 268 2.03% 89.39% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 182 1.38% 90.77% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 1218 9.23% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 11482 80.30% 80.30% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 287 2.01% 82.31% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 235 1.64% 83.95% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 221 1.55% 85.50% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 257 1.80% 87.29% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 195 1.36% 88.66% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 267 1.87% 90.52% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 172 1.20% 91.73% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 1183 8.27% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 13192 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.115584 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.661192 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 8379 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 934 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 2684 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 63 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 1132 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 256 # Number of times decode resolved a branch +system.cpu.fetch.rateDist::total 14299 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.107325 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.612458 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 9448 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 1035 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 2627 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 79 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 1110 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 255 # Number of times decode resolved a branch system.cpu.decode.BranchMispred 87 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 14824 # Number of instructions handled by decode +system.cpu.decode.DecodedInsts 14531 # Number of instructions handled by decode system.cpu.decode.SquashedInsts 236 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 1132 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 8584 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 335 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 357 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 2519 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 265 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 14111 # Number of instructions processed by rename -system.cpu.rename.IQFullEvents 6 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 206 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 10590 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 17651 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 17634 # Number of integer rename lookups +system.cpu.rename.SquashCycles 1110 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 9647 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 356 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 379 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 2494 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 313 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 13871 # Number of instructions processed by rename +system.cpu.rename.IQFullEvents 7 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 268 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 10378 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 17349 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 17332 # Number of integer rename lookups system.cpu.rename.fp_rename_lookups 17 # Number of floating rename lookups system.cpu.rename.CommittedMaps 4583 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 6007 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 33 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 27 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 768 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 2619 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 1317 # Number of stores inserted to the mem dependence unit. +system.cpu.rename.UndoneMaps 5795 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 32 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 26 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 762 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 2605 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 1307 # Number of stores inserted to the mem dependence unit. system.cpu.memDep0.conflictingLoads 5 # Number of conflicting loads. system.cpu.memDep0.conflictingStores 0 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 12558 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 31 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 10419 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 44 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 5861 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 3437 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 14 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 13192 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.789797 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.411802 # Number of insts issued each cycle +system.cpu.iq.iqInstsAdded 12446 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 30 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 10341 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 37 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 5740 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 3350 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 13 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 14299 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.723197 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.354818 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 8893 67.41% 67.41% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 1482 11.23% 78.65% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 1143 8.66% 87.31% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 751 5.69% 93.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 453 3.43% 96.44% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 282 2.14% 98.57% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 149 1.13% 99.70% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 30 0.23% 99.93% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 9 0.07% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 9905 69.27% 69.27% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 1622 11.34% 80.61% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 1176 8.22% 88.84% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 704 4.92% 93.76% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 444 3.11% 96.87% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 263 1.84% 98.71% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 141 0.99% 99.69% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 34 0.24% 99.93% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 10 0.07% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 13192 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 14299 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 8 7.41% 7.41% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 7.41% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 7.41% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 7.41% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 7.41% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 7.41% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 7.41% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 7.41% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 7.41% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 7.41% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 7.41% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 7.41% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 7.41% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 7.41% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 7.41% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 7.41% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 7.41% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 7.41% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 7.41% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 7.41% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 7.41% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 7.41% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 7.41% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 7.41% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 7.41% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 7.41% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 7.41% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 7.41% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 7.41% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 64 59.26% 66.67% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 36 33.33% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 8 7.27% 7.27% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 7.27% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 7.27% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 7.27% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 7.27% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 7.27% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 7.27% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 7.27% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 7.27% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 7.27% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 7.27% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 7.27% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 7.27% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 7.27% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 7.27% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 7.27% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 7.27% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 7.27% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 7.27% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 7.27% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 7.27% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 7.27% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 7.27% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 7.27% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 7.27% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 7.27% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 7.27% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 7.27% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 7.27% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 65 59.09% 66.36% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 37 33.64% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 2 0.02% 0.02% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 7046 67.63% 67.65% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 1 0.01% 67.66% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.66% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 67.67% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.67% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.67% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.67% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 67.67% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 67.67% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.67% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.67% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.67% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.67% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.67% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.67% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.67% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.67% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.67% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.67% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.67% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.67% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.67% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.67% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.67% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.67% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 67.67% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.67% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.67% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.67% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 2237 21.47% 89.14% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 1131 10.86% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 7000 67.69% 67.71% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 1 0.01% 67.72% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.72% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 67.74% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.74% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.74% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.74% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 67.74% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 67.74% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.74% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.74% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.74% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.74% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.74% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.74% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.74% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.74% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.74% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.74% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.74% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.74% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.74% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.74% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.74% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.74% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 67.74% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.74% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.74% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.74% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 2210 21.37% 89.11% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 1126 10.89% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 10419 # Type of FU issued -system.cpu.iq.rate 0.428871 # Inst issue rate -system.cpu.iq.fu_busy_cnt 108 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.010366 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 34161 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 18458 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 9433 # Number of integer instruction queue wakeup accesses +system.cpu.iq.FU_type_0::total 10341 # Type of FU issued +system.cpu.iq.rate 0.403583 # Inst issue rate +system.cpu.iq.fu_busy_cnt 110 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.010637 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 35107 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 18223 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 9409 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 21 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 10 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 10 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 10514 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 10438 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 11 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 65 # Number of loads that had data forwarded from stores +system.cpu.iew.lsq.thread0.forwLoads 70 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 1434 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 2 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.squashedLoads 1420 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 4 # Number of memory responses ignored because the instruction is squashed system.cpu.iew.lsq.thread0.memOrderViolation 19 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 452 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedStores 442 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread0.rescheduledLoads 1 # Number of loads that were rescheduled system.cpu.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 1132 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 41 # Number of cycles IEW is blocking +system.cpu.iew.iewSquashCycles 1110 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 39 # Number of cycles IEW is blocking system.cpu.iew.iewUnblockCycles 1 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 12672 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 177 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 2619 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 1317 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 31 # Number of dispatched non-speculative instructions +system.cpu.iew.iewDispatchedInsts 12564 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 188 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 2605 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 1307 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 30 # Number of dispatched non-speculative instructions system.cpu.iew.iewIQFullEvents 0 # Number of times the IQ has become full, causing a stall system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall system.cpu.iew.memOrderViolationEvents 19 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 137 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 393 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 530 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 9845 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 2040 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 574 # Number of squashed instructions skipped in execute +system.cpu.iew.predictedTakenIncorrect 139 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 385 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 524 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 9796 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 2022 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 545 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 83 # number of nop insts executed -system.cpu.iew.exec_refs 3133 # number of memory reference insts executed +system.cpu.iew.exec_nop 88 # number of nop insts executed +system.cpu.iew.exec_refs 3112 # number of memory reference insts executed system.cpu.iew.exec_branches 1595 # Number of branches executed -system.cpu.iew.exec_stores 1093 # Number of stores executed -system.cpu.iew.exec_rate 0.405244 # Inst execution rate -system.cpu.iew.wb_sent 9591 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 9443 # cumulative count of insts written-back -system.cpu.iew.wb_producers 4951 # num instructions producing a value -system.cpu.iew.wb_consumers 6720 # num instructions consuming a value +system.cpu.iew.exec_stores 1090 # Number of stores executed +system.cpu.iew.exec_rate 0.382313 # Inst execution rate +system.cpu.iew.wb_sent 9558 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 9419 # cumulative count of insts written-back +system.cpu.iew.wb_producers 4945 # num instructions producing a value +system.cpu.iew.wb_consumers 6634 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.388697 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.736756 # average fanout of values written-back +system.cpu.iew.wb_rate 0.367599 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.745402 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ system.cpu.commit.commitCommittedInsts 6403 # The number of committed instructions system.cpu.commit.commitCommittedOps 6403 # The number of committed instructions -system.cpu.commit.commitSquashedInsts 6261 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 6160 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 17 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 447 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 12060 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.530929 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.361741 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 444 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 13189 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.485480 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.291478 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 9314 77.23% 77.23% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 1447 12.00% 89.23% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 498 4.13% 93.36% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 252 2.09% 95.45% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 164 1.36% 96.81% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 93 0.77% 97.58% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 106 0.88% 98.46% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 41 0.34% 98.80% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 145 1.20% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 10357 78.53% 78.53% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 1540 11.68% 90.20% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 523 3.97% 94.17% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 223 1.69% 95.86% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 163 1.24% 97.10% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 109 0.83% 97.92% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 106 0.80% 98.73% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 29 0.22% 98.95% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 139 1.05% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 12060 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 13189 # Number of insts commited each cycle system.cpu.commit.committedInsts 6403 # Number of instructions committed system.cpu.commit.committedOps 6403 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -310,70 +310,70 @@ system.cpu.commit.branches 1051 # Nu system.cpu.commit.fp_insts 10 # Number of committed floating point instructions. system.cpu.commit.int_insts 6321 # Number of committed integer instructions. system.cpu.commit.function_calls 127 # Number of function calls committed. -system.cpu.commit.bw_lim_events 145 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 139 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 24228 # The number of ROB reads -system.cpu.rob.rob_writes 26471 # The number of ROB writes -system.cpu.timesIdled 224 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 11102 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 25262 # The number of ROB reads +system.cpu.rob.rob_writes 26244 # The number of ROB writes +system.cpu.timesIdled 278 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 11324 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 6386 # Number of Instructions Simulated system.cpu.committedOps 6386 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 6386 # Number of Instructions Simulated -system.cpu.cpi 3.804259 # CPI: Cycles Per Instruction -system.cpu.cpi_total 3.804259 # CPI: Total CPI of All Threads -system.cpu.ipc 0.262863 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.262863 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 12506 # number of integer regfile reads -system.cpu.int_regfile_writes 7104 # number of integer regfile writes +system.cpu.cpi 4.012371 # CPI: Cycles Per Instruction +system.cpu.cpi_total 4.012371 # CPI: Total CPI of All Threads +system.cpu.ipc 0.249229 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.249229 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 12434 # number of integer regfile reads +system.cpu.int_regfile_writes 7077 # number of integer regfile writes system.cpu.fp_regfile_reads 8 # number of floating regfile reads system.cpu.fp_regfile_writes 2 # number of floating regfile writes system.cpu.misc_regfile_reads 1 # number of misc regfile reads system.cpu.misc_regfile_writes 1 # number of misc regfile writes system.cpu.icache.replacements 0 # number of replacements -system.cpu.icache.tagsinuse 161.646618 # Cycle average of tags in use -system.cpu.icache.total_refs 1829 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 313 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 5.843450 # Average number of references to valid blocks. +system.cpu.icache.tagsinuse 159.968477 # Cycle average of tags in use +system.cpu.icache.total_refs 1800 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 315 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 5.714286 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 161.646618 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.078929 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.078929 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 1829 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 1829 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 1829 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 1829 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 1829 # number of overall hits -system.cpu.icache.overall_hits::total 1829 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 450 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 450 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 450 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 450 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 450 # number of overall misses -system.cpu.icache.overall_misses::total 450 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 15742000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 15742000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 15742000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 15742000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 15742000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 15742000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 2279 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 2279 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 2279 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 2279 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 2279 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 2279 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.197455 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.197455 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.197455 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.197455 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.197455 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.197455 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 34982.222222 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 34982.222222 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 34982.222222 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 34982.222222 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 34982.222222 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 34982.222222 # average overall miss latency +system.cpu.icache.occ_blocks::cpu.inst 159.968477 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.078110 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.078110 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 1800 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 1800 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 1800 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 1800 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 1800 # number of overall hits +system.cpu.icache.overall_hits::total 1800 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 454 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 454 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 454 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 454 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 454 # number of overall misses +system.cpu.icache.overall_misses::total 454 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 16294000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 16294000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 16294000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 16294000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 16294000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 16294000 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 2254 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 2254 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 2254 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 2254 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 2254 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 2254 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.201420 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.201420 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.201420 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.201420 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.201420 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.201420 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 35889.867841 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 35889.867841 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 35889.867841 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 35889.867841 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 35889.867841 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 35889.867841 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -382,94 +382,94 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 137 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 137 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 137 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 137 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 137 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 137 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 313 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 313 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 313 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 313 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 313 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 313 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 11060000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 11060000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 11060000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 11060000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 11060000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 11060000 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.137341 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.137341 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.137341 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.137341 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.137341 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.137341 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 35335.463259 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35335.463259 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 35335.463259 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 35335.463259 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 35335.463259 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 35335.463259 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 139 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 139 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 139 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 139 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 139 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 139 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 315 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 315 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 315 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 315 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 315 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 315 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 11617000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 11617000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 11617000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 11617000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 11617000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 11617000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.139752 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.139752 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.139752 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.139752 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.139752 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.139752 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 36879.365079 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36879.365079 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 36879.365079 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 36879.365079 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 36879.365079 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 36879.365079 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.replacements 0 # number of replacements -system.cpu.dcache.tagsinuse 109.846299 # Cycle average of tags in use -system.cpu.dcache.total_refs 2275 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 176 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 12.926136 # Average number of references to valid blocks. +system.cpu.dcache.tagsinuse 107.786985 # Cycle average of tags in use +system.cpu.dcache.total_refs 2240 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 174 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 12.873563 # Average number of references to valid blocks. system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 109.846299 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.026818 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.026818 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 1766 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 1766 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 509 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 509 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 2275 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 2275 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 2275 # number of overall hits -system.cpu.dcache.overall_hits::total 2275 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 146 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 146 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 356 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 356 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 502 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 502 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 502 # number of overall misses -system.cpu.dcache.overall_misses::total 502 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 5337000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 5337000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 12518000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 12518000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 17855000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 17855000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 17855000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 17855000 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 1912 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 1912 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.occ_blocks::cpu.data 107.786985 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.026315 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.026315 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 1734 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 1734 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 506 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 506 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 2240 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 2240 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 2240 # number of overall hits +system.cpu.dcache.overall_hits::total 2240 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 161 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 161 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 359 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 359 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 520 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 520 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 520 # number of overall misses +system.cpu.dcache.overall_misses::total 520 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 6422000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 6422000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 15048500 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 15048500 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 21470500 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 21470500 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 21470500 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 21470500 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 1895 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 1895 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 865 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 865 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 2777 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 2777 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 2777 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 2777 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.076360 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.076360 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.411561 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.411561 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.180771 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.180771 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.180771 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.180771 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 36554.794521 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 36554.794521 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 35162.921348 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 35162.921348 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 35567.729084 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 35567.729084 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 35567.729084 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 35567.729084 # average overall miss latency +system.cpu.dcache.demand_accesses::cpu.data 2760 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 2760 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 2760 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 2760 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.084960 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.084960 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.415029 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.415029 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.188406 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.188406 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.188406 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.188406 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 39888.198758 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 39888.198758 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 41917.827298 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 41917.827298 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 41289.423077 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 41289.423077 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 41289.423077 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 41289.423077 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -478,119 +478,119 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs nan system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 42 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 42 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 284 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 284 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 326 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 326 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 326 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 326 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 104 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 104 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 72 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 72 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 176 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 176 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 176 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 176 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3764000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 3764000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2575000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 2575000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 6339000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 6339000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 6339000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 6339000 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.054393 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.054393 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.083237 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.083237 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.063378 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.063378 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.063378 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.063378 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 36192.307692 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36192.307692 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35763.888889 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35763.888889 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 36017.045455 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 36017.045455 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 36017.045455 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 36017.045455 # average overall mshr miss latency +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 59 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 59 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 286 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 286 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 345 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 345 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 345 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 345 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 102 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 102 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 73 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 73 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 175 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 175 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 175 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 175 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4236500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 4236500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2874500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 2874500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 7111000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 7111000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 7111000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 7111000 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.053826 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.053826 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.084393 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.084393 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.063406 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.063406 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.063406 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.063406 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 41534.313725 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41534.313725 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 39376.712329 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39376.712329 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 40634.285714 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 40634.285714 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 40634.285714 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 40634.285714 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.tagsinuse 224.380125 # Cycle average of tags in use +system.cpu.l2cache.tagsinuse 220.452556 # Cycle average of tags in use system.cpu.l2cache.total_refs 1 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 416 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 0.002404 # Average number of references to valid blocks. +system.cpu.l2cache.sampled_refs 415 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 0.002410 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::cpu.inst 161.620273 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 62.759852 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::cpu.inst 0.004932 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.001915 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.006848 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::cpu.inst 159.940532 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 60.512024 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::cpu.inst 0.004881 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.001847 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.006728 # Average percentage of cache occupancy system.cpu.l2cache.ReadReq_hits::cpu.inst 1 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::total 1 # number of ReadReq hits system.cpu.l2cache.demand_hits::cpu.inst 1 # number of demand (read+write) hits system.cpu.l2cache.demand_hits::total 1 # number of demand (read+write) hits system.cpu.l2cache.overall_hits::cpu.inst 1 # number of overall hits system.cpu.l2cache.overall_hits::total 1 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 312 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 104 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.inst 314 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 102 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::total 416 # number of ReadReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 72 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 72 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 312 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 176 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 488 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 312 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 176 # number of overall misses -system.cpu.l2cache.overall_misses::total 488 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 10703000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 3603500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 14306500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2489000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 2489000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 10703000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 6092500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 16795500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 10703000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 6092500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 16795500 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 313 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 104 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_misses::cpu.data 73 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 73 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 314 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 175 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 489 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 314 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 175 # number of overall misses +system.cpu.l2cache.overall_misses::total 489 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 11286500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 4103500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 15390000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2793500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 2793500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 11286500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 6897000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 18183500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 11286500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 6897000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 18183500 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 315 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 102 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 417 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 72 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 72 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 313 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 176 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 489 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 313 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 176 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 489 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.996805 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_accesses::cpu.data 73 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 73 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 315 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 175 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 490 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 315 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 175 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 490 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.996825 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.data 1 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::total 0.997602 # miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.996805 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.996825 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.997955 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.996805 # miss rate for overall accesses +system.cpu.l2cache.demand_miss_rate::total 0.997959 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.996825 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.997955 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34304.487179 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34649.038462 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 34390.625000 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34569.444444 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34569.444444 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34304.487179 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34616.477273 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 34417.008197 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34304.487179 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34616.477273 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 34417.008197 # average overall miss latency +system.cpu.l2cache.overall_miss_rate::total 0.997959 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 35944.267516 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 40230.392157 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 36995.192308 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 38267.123288 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 38267.123288 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 35944.267516 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 39411.428571 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 37185.071575 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 35944.267516 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 39411.428571 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 37185.071575 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -599,50 +599,50 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 312 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 104 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 314 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 102 # number of ReadReq MSHR misses system.cpu.l2cache.ReadReq_mshr_misses::total 416 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 72 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 72 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 312 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 176 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 488 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 312 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 176 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 488 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 9702500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3275000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 12977500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2264500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2264500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 9702500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5539500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 15242000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 9702500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5539500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 15242000 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.996805 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 73 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 73 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 314 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 175 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 489 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 314 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 175 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 489 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 10285500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3793000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 14078500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2567500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2567500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 10285500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 6360500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 16646000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 10285500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 6360500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 16646000 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.996825 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.997602 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.996805 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.996825 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.997955 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996805 # mshr miss rate for overall accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.997959 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996825 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.997955 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31097.756410 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31490.384615 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31195.913462 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31451.388889 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31451.388889 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31097.756410 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31474.431818 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31233.606557 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31097.756410 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31474.431818 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31233.606557 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::total 0.997959 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 32756.369427 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 37186.274510 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 33842.548077 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 35171.232877 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 35171.232877 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 32756.369427 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 36345.714286 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 34040.899796 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 32756.369427 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 36345.714286 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 34040.899796 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing/config.ini b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing/config.ini index b0aed7d88..4b13e207f 100644 --- a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing/config.ini +++ b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing/config.ini @@ -148,7 +148,7 @@ block_size=64 clock=1000 header_cycles=1 use_default_range=false -width=64 +width=8 master=system.cpu.l2cache.cpu_side slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side @@ -180,7 +180,7 @@ block_size=64 clock=1000 header_cycles=1 use_default_range=false -width=64 +width=8 master=system.physmem.port[0] slave=system.system_port system.cpu.l2cache.mem_side diff --git a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing/simout b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing/simout index 00df1b420..776a435c2 100755 --- a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing/simout +++ b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing/simout @@ -1,12 +1,12 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jun 4 2012 11:50:11 -gem5 started Jun 4 2012 13:52:31 +gem5 compiled Jul 2 2012 08:30:56 +gem5 started Jul 2 2012 09:08:22 gem5 executing on zizzer -command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/00.hello/alpha/linux/simple-timing -re tests/run.py build/ALPHA/tests/opt/quick/se/00.hello/alpha/linux/simple-timing +command line: build/ALPHA/gem5.fast -d build/ALPHA/tests/fast/quick/se/00.hello/alpha/linux/simple-timing -re tests/run.py build/ALPHA/tests/fast/quick/se/00.hello/alpha/linux/simple-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... info: Increasing stack size by one page. Hello world! -Exiting @ tick 33007000 because target called exit() +Exiting @ tick 34425000 because target called exit() diff --git a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing/stats.txt b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing/stats.txt index 0370e845f..a9d405edb 100644 --- a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.000033 # Number of seconds simulated -sim_ticks 33007000 # Number of ticks simulated -final_tick 33007000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.000034 # Number of seconds simulated +sim_ticks 34425000 # Number of ticks simulated +final_tick 34425000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 524144 # Simulator instruction rate (inst/s) -host_op_rate 523337 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 2693393609 # Simulator tick rate (ticks/s) -host_mem_usage 214140 # Number of bytes of host memory used -host_seconds 0.01 # Real time elapsed on the host +host_inst_rate 6722 # Simulator instruction rate (inst/s) +host_op_rate 6722 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 36133024 # Simulator tick rate (ticks/s) +host_mem_usage 217168 # Number of bytes of host memory used +host_seconds 0.95 # Real time elapsed on the host sim_insts 6404 # Number of instructions simulated sim_ops 6404 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu.inst 17792 # Number of bytes read from this memory @@ -19,14 +19,14 @@ system.physmem.bytes_inst_read::total 17792 # Nu system.physmem.num_reads::cpu.inst 278 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 168 # Number of read requests responded to by this memory system.physmem.num_reads::total 446 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 539037174 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 325749084 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 864786257 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 539037174 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 539037174 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 539037174 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 325749084 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 864786257 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 516833696 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 312331155 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 829164851 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 516833696 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 516833696 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 516833696 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 312331155 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 829164851 # Total bandwidth to/from this memory (bytes/s) system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv @@ -60,7 +60,7 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 17 # Number of system calls -system.cpu.numCycles 66014 # number of cpu cycles simulated +system.cpu.numCycles 68850 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 6404 # Number of instructions committed @@ -79,18 +79,18 @@ system.cpu.num_mem_refs 2060 # nu system.cpu.num_load_insts 1192 # Number of load instructions system.cpu.num_store_insts 868 # Number of store instructions system.cpu.num_idle_cycles 0 # Number of idle cycles -system.cpu.num_busy_cycles 66014 # Number of busy cycles +system.cpu.num_busy_cycles 68850 # Number of busy cycles system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles system.cpu.idle_fraction 0 # Percentage of idle cycles system.cpu.icache.replacements 0 # number of replacements -system.cpu.icache.tagsinuse 127.883393 # Cycle average of tags in use +system.cpu.icache.tagsinuse 128.155444 # Cycle average of tags in use system.cpu.icache.total_refs 6136 # Total number of references to valid blocks. system.cpu.icache.sampled_refs 279 # Sample count of references to valid blocks. system.cpu.icache.avg_refs 21.992832 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 127.883393 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.062443 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.062443 # Average percentage of cache occupancy +system.cpu.icache.occ_blocks::cpu.inst 128.155444 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.062576 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.062576 # Average percentage of cache occupancy system.cpu.icache.ReadReq_hits::cpu.inst 6136 # number of ReadReq hits system.cpu.icache.ReadReq_hits::total 6136 # number of ReadReq hits system.cpu.icache.demand_hits::cpu.inst 6136 # number of demand (read+write) hits @@ -161,14 +161,14 @@ system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52849.462366 system.cpu.icache.overall_avg_mshr_miss_latency::total 52849.462366 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.replacements 0 # number of replacements -system.cpu.dcache.tagsinuse 103.680615 # Cycle average of tags in use +system.cpu.dcache.tagsinuse 103.856385 # Cycle average of tags in use system.cpu.dcache.total_refs 1882 # Total number of references to valid blocks. system.cpu.dcache.sampled_refs 168 # Sample count of references to valid blocks. system.cpu.dcache.avg_refs 11.202381 # Average number of references to valid blocks. system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 103.680615 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.025313 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.025313 # Average percentage of cache occupancy +system.cpu.dcache.occ_blocks::cpu.data 103.856385 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.025356 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.025356 # Average percentage of cache occupancy system.cpu.dcache.ReadReq_hits::cpu.data 1090 # number of ReadReq hits system.cpu.dcache.ReadReq_hits::total 1090 # number of ReadReq hits system.cpu.dcache.WriteReq_hits::cpu.data 792 # number of WriteReq hits @@ -259,16 +259,16 @@ system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53000 system.cpu.dcache.overall_avg_mshr_miss_latency::total 53000 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.tagsinuse 184.342479 # Cycle average of tags in use +system.cpu.l2cache.tagsinuse 184.699061 # Cycle average of tags in use system.cpu.l2cache.total_refs 1 # Total number of references to valid blocks. system.cpu.l2cache.sampled_refs 373 # Sample count of references to valid blocks. system.cpu.l2cache.avg_refs 0.002681 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::cpu.inst 127.900723 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 56.441756 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::cpu.inst 0.003903 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.001722 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.005626 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::cpu.inst 128.168283 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 56.530778 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::cpu.inst 0.003911 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.001725 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.005637 # Average percentage of cache occupancy system.cpu.l2cache.ReadReq_hits::cpu.inst 1 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::total 1 # number of ReadReq hits system.cpu.l2cache.demand_hits::cpu.inst 1 # number of demand (read+write) hits |