diff options
Diffstat (limited to 'tests/quick/se/03.learning-gem5/ref/sparc')
8 files changed, 1128 insertions, 1118 deletions
diff --git a/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-simple/config.ini b/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-simple/config.ini index d1ab85628..22ac65ead 100644 --- a/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-simple/config.ini +++ b/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-simple/config.ini @@ -91,6 +91,7 @@ progress_interval=0 simpoint_start_insts= socket_id=0 switched_out=false +syscallRetryLatency=10000 system=system tracer=system.cpu.tracer workload=system.cpu.workload @@ -120,7 +121,7 @@ type=ExeTracer eventq_index=0 [system.cpu.workload] -type=LiveProcess +type=Process cmd=tests/test-progs/hello/bin/sparc/linux/hello cwd= drivers= @@ -133,10 +134,11 @@ executable= gid=100 input=cin kvmInSE=false -max_stack_size=67108864 +maxStackSize=67108864 output=cout +pgid=100 pid=100 -ppid=99 +ppid=0 simpoint=0 system=system uid=100 diff --git a/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-simple/simerr b/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-simple/simerr index 2f9507495..1cfcb3e18 100755 --- a/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-simple/simerr +++ b/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-simple/simerr @@ -1,3 +1,4 @@ warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes) warn: Sockets disabled, not accepting gdb connections warn: ClockedObject: More than one power state change request encountered within the same simulation tick +info: Entering event queue @ 0. Starting simulation... diff --git a/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-simple/simout b/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-simple/simout index 4568a6760..4f2bfd587 100755 --- a/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-simple/simout +++ b/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-simple/simout @@ -3,12 +3,11 @@ Redirecting stderr to build/SPARC/tests/opt/quick/se/03.learning-gem5/sparc/linu gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Oct 13 2016 20:43:27 -gem5 started Oct 13 2016 20:47:16 -gem5 executing on e108600-lin, pid 17418 -command line: /work/curdun01/gem5-external.hg/build/SPARC/gem5.opt -d build/SPARC/tests/opt/quick/se/03.learning-gem5/sparc/linux/learning-gem5-p1-simple -re /work/curdun01/gem5-external.hg/tests/testing/../run.py quick/se/03.learning-gem5/sparc/linux/learning-gem5-p1-simple +gem5 compiled Apr 3 2017 18:41:19 +gem5 started Apr 3 2017 18:41:38 +gem5 executing on gabeblack-desktop.mtv.corp.google.com, pid 64860 +command line: /usr/local/google/home/gabeblack/gem5/gem5-public/build/SPARC/gem5.opt -d build/SPARC/tests/opt/quick/se/03.learning-gem5/sparc/linux/learning-gem5-p1-simple --stats-file 'text://stats.txt?desc=False' -re /usr/local/google/home/gabeblack/gem5/gem5-public/tests/testing/../run.py quick/se/03.learning-gem5/sparc/linux/learning-gem5-p1-simple Global frequency set at 1000000000000 ticks per second Beginning simulation! -info: Entering event queue @ 0. Starting simulation... -Hello World!Exiting @ tick 380341000 because target called exit() +Hello World!Exiting @ tick 380341000 because exiting with last active thread context diff --git a/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-simple/stats.txt b/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-simple/stats.txt index 25ad41fa6..c3baff489 100644 --- a/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-simple/stats.txt +++ b/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-simple/stats.txt @@ -1,386 +1,386 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.000380 # Number of seconds simulated -sim_ticks 380341000 # Number of ticks simulated -final_tick 380341000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) -sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 290732 # Simulator instruction rate (inst/s) -host_op_rate 290372 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 19883940078 # Simulator tick rate (ticks/s) -host_mem_usage 632768 # Number of bytes of host memory used -host_seconds 0.02 # Real time elapsed on the host -sim_insts 5548 # Number of instructions simulated -sim_ops 5548 # Number of ops (including micro ops) simulated -system.clk_domain.voltage_domain.voltage 1 # Voltage in Volts -system.clk_domain.clock 1000 # Clock period in ticks -system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 380341000 # Cumulative time (in ticks) in various power states -system.mem_ctrl.bytes_read::cpu.inst 22364 # Number of bytes read from this memory -system.mem_ctrl.bytes_read::cpu.data 4640 # Number of bytes read from this memory -system.mem_ctrl.bytes_read::total 27004 # Number of bytes read from this memory -system.mem_ctrl.bytes_inst_read::cpu.inst 22364 # Number of instructions bytes read from this memory -system.mem_ctrl.bytes_inst_read::total 22364 # Number of instructions bytes read from this memory -system.mem_ctrl.bytes_written::cpu.data 5065 # Number of bytes written to this memory -system.mem_ctrl.bytes_written::total 5065 # Number of bytes written to this memory -system.mem_ctrl.num_reads::cpu.inst 5591 # Number of read requests responded to by this memory -system.mem_ctrl.num_reads::cpu.data 718 # Number of read requests responded to by this memory -system.mem_ctrl.num_reads::total 6309 # Number of read requests responded to by this memory -system.mem_ctrl.num_writes::cpu.data 673 # Number of write requests responded to by this memory -system.mem_ctrl.num_writes::total 673 # Number of write requests responded to by this memory -system.mem_ctrl.bw_read::cpu.inst 58799866 # Total read bandwidth from this memory (bytes/s) -system.mem_ctrl.bw_read::cpu.data 12199579 # Total read bandwidth from this memory (bytes/s) -system.mem_ctrl.bw_read::total 70999445 # Total read bandwidth from this memory (bytes/s) -system.mem_ctrl.bw_inst_read::cpu.inst 58799866 # Instruction read bandwidth from this memory (bytes/s) -system.mem_ctrl.bw_inst_read::total 58799866 # Instruction read bandwidth from this memory (bytes/s) -system.mem_ctrl.bw_write::cpu.data 13316997 # Write bandwidth from this memory (bytes/s) -system.mem_ctrl.bw_write::total 13316997 # Write bandwidth from this memory (bytes/s) -system.mem_ctrl.bw_total::cpu.inst 58799866 # Total bandwidth to/from this memory (bytes/s) -system.mem_ctrl.bw_total::cpu.data 25516576 # Total bandwidth to/from this memory (bytes/s) -system.mem_ctrl.bw_total::total 84316442 # Total bandwidth to/from this memory (bytes/s) -system.mem_ctrl.readReqs 6310 # Number of read requests accepted -system.mem_ctrl.writeReqs 673 # Number of write requests accepted -system.mem_ctrl.readBursts 6310 # Number of DRAM read bursts, including those serviced by the write queue -system.mem_ctrl.writeBursts 673 # Number of DRAM write bursts, including those merged in the write queue -system.mem_ctrl.bytesReadDRAM 397760 # Total number of bytes read from DRAM -system.mem_ctrl.bytesReadWrQ 6080 # Total number of bytes read from write queue -system.mem_ctrl.bytesWritten 6144 # Total number of bytes written to DRAM -system.mem_ctrl.bytesReadSys 27008 # Total read bytes from the system interface side -system.mem_ctrl.bytesWrittenSys 5065 # Total written bytes from the system interface side -system.mem_ctrl.servicedByWrQ 95 # Number of DRAM read bursts serviced by the write queue -system.mem_ctrl.mergedWrBursts 548 # Number of DRAM write bursts merged with an existing one -system.mem_ctrl.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.mem_ctrl.perBankRdBursts::0 220 # Per bank write bursts -system.mem_ctrl.perBankRdBursts::1 84 # Per bank write bursts -system.mem_ctrl.perBankRdBursts::2 2 # Per bank write bursts -system.mem_ctrl.perBankRdBursts::3 199 # Per bank write bursts -system.mem_ctrl.perBankRdBursts::4 0 # Per bank write bursts -system.mem_ctrl.perBankRdBursts::5 1004 # Per bank write bursts -system.mem_ctrl.perBankRdBursts::6 1555 # Per bank write bursts -system.mem_ctrl.perBankRdBursts::7 875 # Per bank write bursts -system.mem_ctrl.perBankRdBursts::8 710 # Per bank write bursts -system.mem_ctrl.perBankRdBursts::9 348 # Per bank write bursts -system.mem_ctrl.perBankRdBursts::10 99 # Per bank write bursts -system.mem_ctrl.perBankRdBursts::11 623 # Per bank write bursts -system.mem_ctrl.perBankRdBursts::12 56 # Per bank write bursts -system.mem_ctrl.perBankRdBursts::13 162 # Per bank write bursts -system.mem_ctrl.perBankRdBursts::14 200 # Per bank write bursts -system.mem_ctrl.perBankRdBursts::15 78 # Per bank write bursts -system.mem_ctrl.perBankWrBursts::0 0 # Per bank write bursts -system.mem_ctrl.perBankWrBursts::1 0 # Per bank write bursts -system.mem_ctrl.perBankWrBursts::2 0 # Per bank write bursts -system.mem_ctrl.perBankWrBursts::3 0 # Per bank write bursts -system.mem_ctrl.perBankWrBursts::4 0 # Per bank write bursts -system.mem_ctrl.perBankWrBursts::5 16 # Per bank write bursts -system.mem_ctrl.perBankWrBursts::6 42 # Per bank write bursts -system.mem_ctrl.perBankWrBursts::7 19 # Per bank write bursts -system.mem_ctrl.perBankWrBursts::8 0 # Per bank write bursts -system.mem_ctrl.perBankWrBursts::9 5 # Per bank write bursts -system.mem_ctrl.perBankWrBursts::10 0 # Per bank write bursts -system.mem_ctrl.perBankWrBursts::11 0 # Per bank write bursts -system.mem_ctrl.perBankWrBursts::12 4 # Per bank write bursts -system.mem_ctrl.perBankWrBursts::13 10 # Per bank write bursts -system.mem_ctrl.perBankWrBursts::14 0 # Per bank write bursts -system.mem_ctrl.perBankWrBursts::15 0 # Per bank write bursts -system.mem_ctrl.numRdRetry 0 # Number of times read queue was full causing retry -system.mem_ctrl.numWrRetry 0 # Number of times write queue was full causing retry -system.mem_ctrl.totGap 380264000 # Total gap between requests -system.mem_ctrl.readPktSize::0 88 # Read request sizes (log2) -system.mem_ctrl.readPktSize::1 2 # Read request sizes (log2) -system.mem_ctrl.readPktSize::2 5711 # Read request sizes (log2) -system.mem_ctrl.readPktSize::3 509 # Read request sizes (log2) -system.mem_ctrl.readPktSize::4 0 # Read request sizes (log2) -system.mem_ctrl.readPktSize::5 0 # Read request sizes (log2) -system.mem_ctrl.readPktSize::6 0 # Read request sizes (log2) -system.mem_ctrl.writePktSize::0 13 # Write request sizes (log2) -system.mem_ctrl.writePktSize::1 2 # Write request sizes (log2) -system.mem_ctrl.writePktSize::2 54 # Write request sizes (log2) -system.mem_ctrl.writePktSize::3 604 # Write request sizes (log2) -system.mem_ctrl.writePktSize::4 0 # Write request sizes (log2) -system.mem_ctrl.writePktSize::5 0 # Write request sizes (log2) -system.mem_ctrl.writePktSize::6 0 # Write request sizes (log2) -system.mem_ctrl.rdQLenPdf::0 6215 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::1 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::2 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::3 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::4 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::5 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::6 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::7 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::8 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::9 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::10 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::11 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::12 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::13 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::14 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::15 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::16 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::17 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::18 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::19 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::20 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::21 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::22 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::23 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::24 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::25 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::26 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::27 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::28 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::29 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::30 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::0 1 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::1 1 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::2 1 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::3 1 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::4 1 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::5 1 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::6 1 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::7 1 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::8 1 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::9 1 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::10 1 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::11 1 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::12 1 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::13 1 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::15 1 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::16 1 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::17 7 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::18 7 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::19 7 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::20 7 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::21 7 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::22 7 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::23 7 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::24 7 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::25 7 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::26 7 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::27 7 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::28 7 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::29 6 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::30 6 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::31 6 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::32 6 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::33 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::34 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::35 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::36 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::37 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::38 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::39 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::40 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::41 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::42 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::43 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::44 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::45 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::46 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::47 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::48 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::49 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::50 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::51 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::52 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::53 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::54 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::55 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::56 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::57 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::58 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::59 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::60 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::61 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::62 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.mem_ctrl.bytesPerActivate::samples 575 # Bytes accessed per row activation -system.mem_ctrl.bytesPerActivate::mean 700.438261 # Bytes accessed per row activation -system.mem_ctrl.bytesPerActivate::gmean 528.229400 # Bytes accessed per row activation -system.mem_ctrl.bytesPerActivate::stdev 375.888489 # Bytes accessed per row activation -system.mem_ctrl.bytesPerActivate::0-127 45 7.83% 7.83% # Bytes accessed per row activation -system.mem_ctrl.bytesPerActivate::128-255 73 12.70% 20.52% # Bytes accessed per row activation -system.mem_ctrl.bytesPerActivate::256-383 37 6.43% 26.96% # Bytes accessed per row activation -system.mem_ctrl.bytesPerActivate::384-511 35 6.09% 33.04% # Bytes accessed per row activation -system.mem_ctrl.bytesPerActivate::512-639 26 4.52% 37.57% # Bytes accessed per row activation -system.mem_ctrl.bytesPerActivate::640-767 27 4.70% 42.26% # Bytes accessed per row activation -system.mem_ctrl.bytesPerActivate::768-895 26 4.52% 46.78% # Bytes accessed per row activation -system.mem_ctrl.bytesPerActivate::896-1023 27 4.70% 51.48% # Bytes accessed per row activation -system.mem_ctrl.bytesPerActivate::1024-1151 279 48.52% 100.00% # Bytes accessed per row activation -system.mem_ctrl.bytesPerActivate::total 575 # Bytes accessed per row activation -system.mem_ctrl.rdPerTurnAround::samples 6 # Reads before turning the bus around for writes -system.mem_ctrl.rdPerTurnAround::mean 772.166667 # Reads before turning the bus around for writes -system.mem_ctrl.rdPerTurnAround::gmean 643.154197 # Reads before turning the bus around for writes -system.mem_ctrl.rdPerTurnAround::stdev 524.176084 # Reads before turning the bus around for writes -system.mem_ctrl.rdPerTurnAround::256-319 2 33.33% 33.33% # Reads before turning the bus around for writes -system.mem_ctrl.rdPerTurnAround::640-703 1 16.67% 50.00% # Reads before turning the bus around for writes -system.mem_ctrl.rdPerTurnAround::704-767 1 16.67% 66.67% # Reads before turning the bus around for writes -system.mem_ctrl.rdPerTurnAround::896-959 1 16.67% 83.33% # Reads before turning the bus around for writes -system.mem_ctrl.rdPerTurnAround::1664-1727 1 16.67% 100.00% # Reads before turning the bus around for writes -system.mem_ctrl.rdPerTurnAround::total 6 # Reads before turning the bus around for writes -system.mem_ctrl.wrPerTurnAround::samples 6 # Writes before turning the bus around for reads -system.mem_ctrl.wrPerTurnAround::mean 16 # Writes before turning the bus around for reads -system.mem_ctrl.wrPerTurnAround::gmean 16.000000 # Writes before turning the bus around for reads -system.mem_ctrl.wrPerTurnAround::16 6 100.00% 100.00% # Writes before turning the bus around for reads -system.mem_ctrl.wrPerTurnAround::total 6 # Writes before turning the bus around for reads -system.mem_ctrl.totQLat 59680000 # Total ticks spent queuing -system.mem_ctrl.totMemAccLat 176211250 # Total ticks spent from burst creation until serviced by the DRAM -system.mem_ctrl.totBusLat 31075000 # Total ticks spent in databus transfers -system.mem_ctrl.avgQLat 9602.57 # Average queueing delay per DRAM burst -system.mem_ctrl.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.mem_ctrl.avgMemAccLat 28352.57 # Average memory access latency per DRAM burst -system.mem_ctrl.avgRdBW 1045.80 # Average DRAM read bandwidth in MiByte/s -system.mem_ctrl.avgWrBW 16.15 # Average achieved write bandwidth in MiByte/s -system.mem_ctrl.avgRdBWSys 71.01 # Average system read bandwidth in MiByte/s -system.mem_ctrl.avgWrBWSys 13.32 # Average system write bandwidth in MiByte/s -system.mem_ctrl.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.mem_ctrl.busUtil 8.30 # Data bus utilization in percentage -system.mem_ctrl.busUtilRead 8.17 # Data bus utilization in percentage for reads -system.mem_ctrl.busUtilWrite 0.13 # Data bus utilization in percentage for writes -system.mem_ctrl.avgRdQLen 1.00 # Average read queue length when enqueuing -system.mem_ctrl.avgWrQLen 23.12 # Average write queue length when enqueuing -system.mem_ctrl.readRowHits 5650 # Number of row buffer hits during reads -system.mem_ctrl.writeRowHits 83 # Number of row buffer hits during writes -system.mem_ctrl.readRowHitRate 90.91 # Row buffer hit rate for reads -system.mem_ctrl.writeRowHitRate 66.40 # Row buffer hit rate for writes -system.mem_ctrl.avgGap 54455.68 # Average gap between requests -system.mem_ctrl.pageHitRate 90.43 # Row buffer hit rate, read and write combined -system.mem_ctrl_0.actEnergy 2598960 # Energy for activate commands per rank (pJ) -system.mem_ctrl_0.preEnergy 1377585 # Energy for precharge commands per rank (pJ) -system.mem_ctrl_0.readEnergy 28124460 # Energy for read commands per rank (pJ) -system.mem_ctrl_0.writeEnergy 401940 # Energy for write commands per rank (pJ) -system.mem_ctrl_0.refreshEnergy 29502720.000000 # Energy for refresh commands per rank (pJ) -system.mem_ctrl_0.actBackEnergy 55884510 # Energy for active background per rank (pJ) -system.mem_ctrl_0.preBackEnergy 903360 # Energy for precharge background per rank (pJ) -system.mem_ctrl_0.actPowerDownEnergy 108619200 # Energy for active power-down per rank (pJ) -system.mem_ctrl_0.prePowerDownEnergy 6618240 # Energy for precharge power-down per rank (pJ) -system.mem_ctrl_0.selfRefreshEnergy 0 # Energy for self refresh per rank (pJ) -system.mem_ctrl_0.totalEnergy 234030975 # Total energy per rank (pJ) -system.mem_ctrl_0.averagePower 615.318415 # Core power per rank (mW) -system.mem_ctrl_0.totalIdleTime 255286000 # Total Idle time Per DRAM Rank -system.mem_ctrl_0.memoryStateTime::IDLE 462000 # Time in different power states -system.mem_ctrl_0.memoryStateTime::REF 12480000 # Time in different power states -system.mem_ctrl_0.memoryStateTime::SREF 0 # Time in different power states -system.mem_ctrl_0.memoryStateTime::PRE_PDN 17232500 # Time in different power states -system.mem_ctrl_0.memoryStateTime::ACT 111848750 # Time in different power states -system.mem_ctrl_0.memoryStateTime::ACT_PDN 238317750 # Time in different power states -system.mem_ctrl_1.actEnergy 1527960 # Energy for activate commands per rank (pJ) -system.mem_ctrl_1.preEnergy 804540 # Energy for precharge commands per rank (pJ) -system.mem_ctrl_1.readEnergy 16243500 # Energy for read commands per rank (pJ) -system.mem_ctrl_1.writeEnergy 99180 # Energy for write commands per rank (pJ) -system.mem_ctrl_1.refreshEnergy 28273440.000000 # Energy for refresh commands per rank (pJ) -system.mem_ctrl_1.actBackEnergy 35538930 # Energy for active background per rank (pJ) -system.mem_ctrl_1.preBackEnergy 1997760 # Energy for precharge background per rank (pJ) -system.mem_ctrl_1.actPowerDownEnergy 96272430 # Energy for active power-down per rank (pJ) -system.mem_ctrl_1.prePowerDownEnergy 16892160 # Energy for precharge power-down per rank (pJ) -system.mem_ctrl_1.selfRefreshEnergy 11758020 # Energy for self refresh per rank (pJ) -system.mem_ctrl_1.totalEnergy 209407920 # Total energy per rank (pJ) -system.mem_ctrl_1.averagePower 550.579039 # Core power per rank (mW) -system.mem_ctrl_1.totalIdleTime 297220000 # Total Idle time Per DRAM Rank -system.mem_ctrl_1.memoryStateTime::IDLE 3473000 # Time in different power states -system.mem_ctrl_1.memoryStateTime::REF 11978000 # Time in different power states -system.mem_ctrl_1.memoryStateTime::SREF 42087750 # Time in different power states -system.mem_ctrl_1.memoryStateTime::PRE_PDN 43986250 # Time in different power states -system.mem_ctrl_1.memoryStateTime::ACT 67670000 # Time in different power states -system.mem_ctrl_1.memoryStateTime::ACT_PDN 211146000 # Time in different power states -system.pwrStateResidencyTicks::UNDEFINED 380341000 # Cumulative time (in ticks) in various power states -system.cpu.workload.numSyscalls 11 # Number of system calls -system.cpu.pwrStateResidencyTicks::ON 380341000 # Cumulative time (in ticks) in various power states -system.cpu.numCycles 380341 # number of cpu cycles simulated -system.cpu.numWorkItemsStarted 0 # number of work items this cpu started -system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.committedInsts 5548 # Number of instructions committed -system.cpu.committedOps 5548 # Number of ops (including micro ops) committed -system.cpu.num_int_alu_accesses 4660 # Number of integer alu accesses -system.cpu.num_fp_alu_accesses 0 # Number of float alu accesses -system.cpu.num_func_calls 146 # number of times a function call or return occured -system.cpu.num_conditional_control_insts 835 # number of instructions that are conditional controls -system.cpu.num_int_insts 4660 # number of integer instructions -system.cpu.num_fp_insts 0 # number of float instructions -system.cpu.num_int_register_reads 10977 # number of times the integer registers were read -system.cpu.num_int_register_writes 5062 # number of times the integer registers were written -system.cpu.num_fp_register_reads 0 # number of times the floating registers were read -system.cpu.num_fp_register_writes 0 # number of times the floating registers were written -system.cpu.num_mem_refs 1404 # number of memory refs -system.cpu.num_load_insts 726 # Number of load instructions -system.cpu.num_store_insts 678 # Number of store instructions -system.cpu.num_idle_cycles 0.001000 # Number of idle cycles -system.cpu.num_busy_cycles 380340.999000 # Number of busy cycles -system.cpu.not_idle_fraction 1.000000 # Percentage of non-idle cycles -system.cpu.idle_fraction 0.000000 # Percentage of idle cycles -system.cpu.Branches 1187 # Number of branches fetched -system.cpu.op_class::No_OpClass 173 3.09% 3.09% # Class of executed instruction -system.cpu.op_class::IntAlu 4014 71.79% 74.89% # Class of executed instruction -system.cpu.op_class::IntMult 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::IntDiv 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::FloatAdd 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::FloatCmp 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::FloatCvt 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::FloatMult 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::FloatMultAcc 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::FloatDiv 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::FloatMisc 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::FloatSqrt 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdAdd 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdAddAcc 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdAlu 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdCmp 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdCvt 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdMisc 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdMult 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdMultAcc 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdShift 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdShiftAcc 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdSqrt 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdFloatAdd 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdFloatAlu 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdFloatCmp 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdFloatCvt 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdFloatDiv 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdFloatMisc 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdFloatMult 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdFloatMultAcc 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdFloatSqrt 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::MemRead 726 12.99% 87.87% # Class of executed instruction -system.cpu.op_class::MemWrite 678 12.13% 100.00% # Class of executed instruction -system.cpu.op_class::FloatMemRead 0 0.00% 100.00% # Class of executed instruction -system.cpu.op_class::FloatMemWrite 0 0.00% 100.00% # Class of executed instruction -system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction -system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction -system.cpu.op_class::total 5591 # Class of executed instruction -system.membus.snoop_filter.tot_requests 0 # Total number of requests made to the snoop filter. -system.membus.snoop_filter.hit_single_requests 0 # Number of requests hitting in the snoop filter with a single holder of the requested data. -system.membus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. -system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. -system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. -system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. -system.membus.pwrStateResidencyTicks::UNDEFINED 380341000 # Cumulative time (in ticks) in various power states -system.membus.trans_dist::ReadReq 6310 # Transaction distribution -system.membus.trans_dist::ReadResp 6309 # Transaction distribution -system.membus.trans_dist::WriteReq 673 # Transaction distribution -system.membus.trans_dist::WriteResp 673 # Transaction distribution -system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrl.port 11183 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrl.port 2782 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 13965 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrl.port 22364 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrl.port 9705 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 32069 # Cumulative packet size per connected master and slave (bytes) -system.membus.snoops 0 # Total snoops (count) -system.membus.snoopTraffic 0 # Total snoop traffic (bytes) -system.membus.snoop_fanout::samples 6983 # Request fanout histogram -system.membus.snoop_fanout::mean 0 # Request fanout histogram -system.membus.snoop_fanout::stdev 0 # Request fanout histogram -system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 6983 100.00% 100.00% # Request fanout histogram -system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram -system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram -system.membus.snoop_fanout::min_value 0 # Request fanout histogram -system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 6983 # Request fanout histogram -system.membus.reqLayer0.occupancy 7656000 # Layer occupancy (ticks) -system.membus.reqLayer0.utilization 2.0 # Layer utilization (%) -system.membus.respLayer0.occupancy 12691750 # Layer occupancy (ticks) -system.membus.respLayer0.utilization 3.3 # Layer utilization (%) -system.membus.respLayer1.occupancy 2300750 # Layer occupancy (ticks) -system.membus.respLayer1.utilization 0.6 # Layer utilization (%) +sim_seconds 0.000380 +sim_ticks 380341000 +final_tick 380341000 +sim_freq 1000000000000 +host_inst_rate 164409 +host_op_rate 164322 +host_tick_rate 11259796640 +host_mem_usage 644796 +host_seconds 0.03 +sim_insts 5548 +sim_ops 5548 +system.clk_domain.voltage_domain.voltage 1 +system.clk_domain.clock 1000 +system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 380341000 +system.mem_ctrl.bytes_read::cpu.inst 22364 +system.mem_ctrl.bytes_read::cpu.data 4640 +system.mem_ctrl.bytes_read::total 27004 +system.mem_ctrl.bytes_inst_read::cpu.inst 22364 +system.mem_ctrl.bytes_inst_read::total 22364 +system.mem_ctrl.bytes_written::cpu.data 5065 +system.mem_ctrl.bytes_written::total 5065 +system.mem_ctrl.num_reads::cpu.inst 5591 +system.mem_ctrl.num_reads::cpu.data 718 +system.mem_ctrl.num_reads::total 6309 +system.mem_ctrl.num_writes::cpu.data 673 +system.mem_ctrl.num_writes::total 673 +system.mem_ctrl.bw_read::cpu.inst 58799866 +system.mem_ctrl.bw_read::cpu.data 12199579 +system.mem_ctrl.bw_read::total 70999445 +system.mem_ctrl.bw_inst_read::cpu.inst 58799866 +system.mem_ctrl.bw_inst_read::total 58799866 +system.mem_ctrl.bw_write::cpu.data 13316997 +system.mem_ctrl.bw_write::total 13316997 +system.mem_ctrl.bw_total::cpu.inst 58799866 +system.mem_ctrl.bw_total::cpu.data 25516576 +system.mem_ctrl.bw_total::total 84316442 +system.mem_ctrl.readReqs 6310 +system.mem_ctrl.writeReqs 673 +system.mem_ctrl.readBursts 6310 +system.mem_ctrl.writeBursts 673 +system.mem_ctrl.bytesReadDRAM 397760 +system.mem_ctrl.bytesReadWrQ 6080 +system.mem_ctrl.bytesWritten 6144 +system.mem_ctrl.bytesReadSys 27008 +system.mem_ctrl.bytesWrittenSys 5065 +system.mem_ctrl.servicedByWrQ 95 +system.mem_ctrl.mergedWrBursts 548 +system.mem_ctrl.neitherReadNorWriteReqs 0 +system.mem_ctrl.perBankRdBursts::0 220 +system.mem_ctrl.perBankRdBursts::1 84 +system.mem_ctrl.perBankRdBursts::2 2 +system.mem_ctrl.perBankRdBursts::3 199 +system.mem_ctrl.perBankRdBursts::4 0 +system.mem_ctrl.perBankRdBursts::5 1004 +system.mem_ctrl.perBankRdBursts::6 1555 +system.mem_ctrl.perBankRdBursts::7 875 +system.mem_ctrl.perBankRdBursts::8 710 +system.mem_ctrl.perBankRdBursts::9 348 +system.mem_ctrl.perBankRdBursts::10 99 +system.mem_ctrl.perBankRdBursts::11 623 +system.mem_ctrl.perBankRdBursts::12 56 +system.mem_ctrl.perBankRdBursts::13 162 +system.mem_ctrl.perBankRdBursts::14 200 +system.mem_ctrl.perBankRdBursts::15 78 +system.mem_ctrl.perBankWrBursts::0 0 +system.mem_ctrl.perBankWrBursts::1 0 +system.mem_ctrl.perBankWrBursts::2 0 +system.mem_ctrl.perBankWrBursts::3 0 +system.mem_ctrl.perBankWrBursts::4 0 +system.mem_ctrl.perBankWrBursts::5 16 +system.mem_ctrl.perBankWrBursts::6 42 +system.mem_ctrl.perBankWrBursts::7 19 +system.mem_ctrl.perBankWrBursts::8 0 +system.mem_ctrl.perBankWrBursts::9 5 +system.mem_ctrl.perBankWrBursts::10 0 +system.mem_ctrl.perBankWrBursts::11 0 +system.mem_ctrl.perBankWrBursts::12 4 +system.mem_ctrl.perBankWrBursts::13 10 +system.mem_ctrl.perBankWrBursts::14 0 +system.mem_ctrl.perBankWrBursts::15 0 +system.mem_ctrl.numRdRetry 0 +system.mem_ctrl.numWrRetry 0 +system.mem_ctrl.totGap 380264000 +system.mem_ctrl.readPktSize::0 88 +system.mem_ctrl.readPktSize::1 2 +system.mem_ctrl.readPktSize::2 5711 +system.mem_ctrl.readPktSize::3 509 +system.mem_ctrl.readPktSize::4 0 +system.mem_ctrl.readPktSize::5 0 +system.mem_ctrl.readPktSize::6 0 +system.mem_ctrl.writePktSize::0 13 +system.mem_ctrl.writePktSize::1 2 +system.mem_ctrl.writePktSize::2 54 +system.mem_ctrl.writePktSize::3 604 +system.mem_ctrl.writePktSize::4 0 +system.mem_ctrl.writePktSize::5 0 +system.mem_ctrl.writePktSize::6 0 +system.mem_ctrl.rdQLenPdf::0 6215 +system.mem_ctrl.rdQLenPdf::1 0 +system.mem_ctrl.rdQLenPdf::2 0 +system.mem_ctrl.rdQLenPdf::3 0 +system.mem_ctrl.rdQLenPdf::4 0 +system.mem_ctrl.rdQLenPdf::5 0 +system.mem_ctrl.rdQLenPdf::6 0 +system.mem_ctrl.rdQLenPdf::7 0 +system.mem_ctrl.rdQLenPdf::8 0 +system.mem_ctrl.rdQLenPdf::9 0 +system.mem_ctrl.rdQLenPdf::10 0 +system.mem_ctrl.rdQLenPdf::11 0 +system.mem_ctrl.rdQLenPdf::12 0 +system.mem_ctrl.rdQLenPdf::13 0 +system.mem_ctrl.rdQLenPdf::14 0 +system.mem_ctrl.rdQLenPdf::15 0 +system.mem_ctrl.rdQLenPdf::16 0 +system.mem_ctrl.rdQLenPdf::17 0 +system.mem_ctrl.rdQLenPdf::18 0 +system.mem_ctrl.rdQLenPdf::19 0 +system.mem_ctrl.rdQLenPdf::20 0 +system.mem_ctrl.rdQLenPdf::21 0 +system.mem_ctrl.rdQLenPdf::22 0 +system.mem_ctrl.rdQLenPdf::23 0 +system.mem_ctrl.rdQLenPdf::24 0 +system.mem_ctrl.rdQLenPdf::25 0 +system.mem_ctrl.rdQLenPdf::26 0 +system.mem_ctrl.rdQLenPdf::27 0 +system.mem_ctrl.rdQLenPdf::28 0 +system.mem_ctrl.rdQLenPdf::29 0 +system.mem_ctrl.rdQLenPdf::30 0 +system.mem_ctrl.rdQLenPdf::31 0 +system.mem_ctrl.wrQLenPdf::0 1 +system.mem_ctrl.wrQLenPdf::1 1 +system.mem_ctrl.wrQLenPdf::2 1 +system.mem_ctrl.wrQLenPdf::3 1 +system.mem_ctrl.wrQLenPdf::4 1 +system.mem_ctrl.wrQLenPdf::5 1 +system.mem_ctrl.wrQLenPdf::6 1 +system.mem_ctrl.wrQLenPdf::7 1 +system.mem_ctrl.wrQLenPdf::8 1 +system.mem_ctrl.wrQLenPdf::9 1 +system.mem_ctrl.wrQLenPdf::10 1 +system.mem_ctrl.wrQLenPdf::11 1 +system.mem_ctrl.wrQLenPdf::12 1 +system.mem_ctrl.wrQLenPdf::13 1 +system.mem_ctrl.wrQLenPdf::14 1 +system.mem_ctrl.wrQLenPdf::15 1 +system.mem_ctrl.wrQLenPdf::16 1 +system.mem_ctrl.wrQLenPdf::17 7 +system.mem_ctrl.wrQLenPdf::18 7 +system.mem_ctrl.wrQLenPdf::19 7 +system.mem_ctrl.wrQLenPdf::20 7 +system.mem_ctrl.wrQLenPdf::21 7 +system.mem_ctrl.wrQLenPdf::22 7 +system.mem_ctrl.wrQLenPdf::23 7 +system.mem_ctrl.wrQLenPdf::24 7 +system.mem_ctrl.wrQLenPdf::25 7 +system.mem_ctrl.wrQLenPdf::26 7 +system.mem_ctrl.wrQLenPdf::27 7 +system.mem_ctrl.wrQLenPdf::28 7 +system.mem_ctrl.wrQLenPdf::29 6 +system.mem_ctrl.wrQLenPdf::30 6 +system.mem_ctrl.wrQLenPdf::31 6 +system.mem_ctrl.wrQLenPdf::32 6 +system.mem_ctrl.wrQLenPdf::33 0 +system.mem_ctrl.wrQLenPdf::34 0 +system.mem_ctrl.wrQLenPdf::35 0 +system.mem_ctrl.wrQLenPdf::36 0 +system.mem_ctrl.wrQLenPdf::37 0 +system.mem_ctrl.wrQLenPdf::38 0 +system.mem_ctrl.wrQLenPdf::39 0 +system.mem_ctrl.wrQLenPdf::40 0 +system.mem_ctrl.wrQLenPdf::41 0 +system.mem_ctrl.wrQLenPdf::42 0 +system.mem_ctrl.wrQLenPdf::43 0 +system.mem_ctrl.wrQLenPdf::44 0 +system.mem_ctrl.wrQLenPdf::45 0 +system.mem_ctrl.wrQLenPdf::46 0 +system.mem_ctrl.wrQLenPdf::47 0 +system.mem_ctrl.wrQLenPdf::48 0 +system.mem_ctrl.wrQLenPdf::49 0 +system.mem_ctrl.wrQLenPdf::50 0 +system.mem_ctrl.wrQLenPdf::51 0 +system.mem_ctrl.wrQLenPdf::52 0 +system.mem_ctrl.wrQLenPdf::53 0 +system.mem_ctrl.wrQLenPdf::54 0 +system.mem_ctrl.wrQLenPdf::55 0 +system.mem_ctrl.wrQLenPdf::56 0 +system.mem_ctrl.wrQLenPdf::57 0 +system.mem_ctrl.wrQLenPdf::58 0 +system.mem_ctrl.wrQLenPdf::59 0 +system.mem_ctrl.wrQLenPdf::60 0 +system.mem_ctrl.wrQLenPdf::61 0 +system.mem_ctrl.wrQLenPdf::62 0 +system.mem_ctrl.wrQLenPdf::63 0 +system.mem_ctrl.bytesPerActivate::samples 575 +system.mem_ctrl.bytesPerActivate::mean 700.438261 +system.mem_ctrl.bytesPerActivate::gmean 528.229400 +system.mem_ctrl.bytesPerActivate::stdev 375.888489 +system.mem_ctrl.bytesPerActivate::0-127 45 7.83% 7.83% +system.mem_ctrl.bytesPerActivate::128-255 73 12.70% 20.52% +system.mem_ctrl.bytesPerActivate::256-383 37 6.43% 26.96% +system.mem_ctrl.bytesPerActivate::384-511 35 6.09% 33.04% +system.mem_ctrl.bytesPerActivate::512-639 26 4.52% 37.57% +system.mem_ctrl.bytesPerActivate::640-767 27 4.70% 42.26% +system.mem_ctrl.bytesPerActivate::768-895 26 4.52% 46.78% +system.mem_ctrl.bytesPerActivate::896-1023 27 4.70% 51.48% +system.mem_ctrl.bytesPerActivate::1024-1151 279 48.52% 100.00% +system.mem_ctrl.bytesPerActivate::total 575 +system.mem_ctrl.rdPerTurnAround::samples 6 +system.mem_ctrl.rdPerTurnAround::mean 772.166667 +system.mem_ctrl.rdPerTurnAround::gmean 643.154197 +system.mem_ctrl.rdPerTurnAround::stdev 524.176084 +system.mem_ctrl.rdPerTurnAround::256-319 2 33.33% 33.33% +system.mem_ctrl.rdPerTurnAround::640-703 1 16.67% 50.00% +system.mem_ctrl.rdPerTurnAround::704-767 1 16.67% 66.67% +system.mem_ctrl.rdPerTurnAround::896-959 1 16.67% 83.33% +system.mem_ctrl.rdPerTurnAround::1664-1727 1 16.67% 100.00% +system.mem_ctrl.rdPerTurnAround::total 6 +system.mem_ctrl.wrPerTurnAround::samples 6 +system.mem_ctrl.wrPerTurnAround::mean 16 +system.mem_ctrl.wrPerTurnAround::gmean 16.000000 +system.mem_ctrl.wrPerTurnAround::16 6 100.00% 100.00% +system.mem_ctrl.wrPerTurnAround::total 6 +system.mem_ctrl.totQLat 59680000 +system.mem_ctrl.totMemAccLat 176211250 +system.mem_ctrl.totBusLat 31075000 +system.mem_ctrl.avgQLat 9602.57 +system.mem_ctrl.avgBusLat 5000.00 +system.mem_ctrl.avgMemAccLat 28352.57 +system.mem_ctrl.avgRdBW 1045.80 +system.mem_ctrl.avgWrBW 16.15 +system.mem_ctrl.avgRdBWSys 71.01 +system.mem_ctrl.avgWrBWSys 13.32 +system.mem_ctrl.peakBW 12800.00 +system.mem_ctrl.busUtil 8.30 +system.mem_ctrl.busUtilRead 8.17 +system.mem_ctrl.busUtilWrite 0.13 +system.mem_ctrl.avgRdQLen 1.00 +system.mem_ctrl.avgWrQLen 23.12 +system.mem_ctrl.readRowHits 5650 +system.mem_ctrl.writeRowHits 83 +system.mem_ctrl.readRowHitRate 90.91 +system.mem_ctrl.writeRowHitRate 66.40 +system.mem_ctrl.avgGap 54455.68 +system.mem_ctrl.pageHitRate 90.43 +system.mem_ctrl_0.actEnergy 2598960 +system.mem_ctrl_0.preEnergy 1377585 +system.mem_ctrl_0.readEnergy 28124460 +system.mem_ctrl_0.writeEnergy 401940 +system.mem_ctrl_0.refreshEnergy 29502720.000000 +system.mem_ctrl_0.actBackEnergy 55884510 +system.mem_ctrl_0.preBackEnergy 903360 +system.mem_ctrl_0.actPowerDownEnergy 108619200 +system.mem_ctrl_0.prePowerDownEnergy 6618240 +system.mem_ctrl_0.selfRefreshEnergy 0 +system.mem_ctrl_0.totalEnergy 234030975 +system.mem_ctrl_0.averagePower 615.318415 +system.mem_ctrl_0.totalIdleTime 255286000 +system.mem_ctrl_0.memoryStateTime::IDLE 462000 +system.mem_ctrl_0.memoryStateTime::REF 12480000 +system.mem_ctrl_0.memoryStateTime::SREF 0 +system.mem_ctrl_0.memoryStateTime::PRE_PDN 17232500 +system.mem_ctrl_0.memoryStateTime::ACT 111848750 +system.mem_ctrl_0.memoryStateTime::ACT_PDN 238317750 +system.mem_ctrl_1.actEnergy 1527960 +system.mem_ctrl_1.preEnergy 804540 +system.mem_ctrl_1.readEnergy 16243500 +system.mem_ctrl_1.writeEnergy 99180 +system.mem_ctrl_1.refreshEnergy 28273440.000000 +system.mem_ctrl_1.actBackEnergy 35538930 +system.mem_ctrl_1.preBackEnergy 1997760 +system.mem_ctrl_1.actPowerDownEnergy 96272430 +system.mem_ctrl_1.prePowerDownEnergy 16892160 +system.mem_ctrl_1.selfRefreshEnergy 11758020 +system.mem_ctrl_1.totalEnergy 209407920 +system.mem_ctrl_1.averagePower 550.579039 +system.mem_ctrl_1.totalIdleTime 297220000 +system.mem_ctrl_1.memoryStateTime::IDLE 3473000 +system.mem_ctrl_1.memoryStateTime::REF 11978000 +system.mem_ctrl_1.memoryStateTime::SREF 42087750 +system.mem_ctrl_1.memoryStateTime::PRE_PDN 43986250 +system.mem_ctrl_1.memoryStateTime::ACT 67670000 +system.mem_ctrl_1.memoryStateTime::ACT_PDN 211146000 +system.pwrStateResidencyTicks::UNDEFINED 380341000 +system.cpu.workload.numSyscalls 11 +system.cpu.pwrStateResidencyTicks::ON 380341000 +system.cpu.numCycles 380341 +system.cpu.numWorkItemsStarted 0 +system.cpu.numWorkItemsCompleted 0 +system.cpu.committedInsts 5548 +system.cpu.committedOps 5548 +system.cpu.num_int_alu_accesses 4660 +system.cpu.num_fp_alu_accesses 0 +system.cpu.num_func_calls 146 +system.cpu.num_conditional_control_insts 835 +system.cpu.num_int_insts 4660 +system.cpu.num_fp_insts 0 +system.cpu.num_int_register_reads 10977 +system.cpu.num_int_register_writes 5062 +system.cpu.num_fp_register_reads 0 +system.cpu.num_fp_register_writes 0 +system.cpu.num_mem_refs 1404 +system.cpu.num_load_insts 726 +system.cpu.num_store_insts 678 +system.cpu.num_idle_cycles 0 +system.cpu.num_busy_cycles 380341 +system.cpu.not_idle_fraction 1 +system.cpu.idle_fraction 0 +system.cpu.Branches 1187 +system.cpu.op_class::No_OpClass 173 3.09% 3.09% +system.cpu.op_class::IntAlu 4014 71.79% 74.89% +system.cpu.op_class::IntMult 0 0.00% 74.89% +system.cpu.op_class::IntDiv 0 0.00% 74.89% +system.cpu.op_class::FloatAdd 0 0.00% 74.89% +system.cpu.op_class::FloatCmp 0 0.00% 74.89% +system.cpu.op_class::FloatCvt 0 0.00% 74.89% +system.cpu.op_class::FloatMult 0 0.00% 74.89% +system.cpu.op_class::FloatMultAcc 0 0.00% 74.89% +system.cpu.op_class::FloatDiv 0 0.00% 74.89% +system.cpu.op_class::FloatMisc 0 0.00% 74.89% +system.cpu.op_class::FloatSqrt 0 0.00% 74.89% +system.cpu.op_class::SimdAdd 0 0.00% 74.89% +system.cpu.op_class::SimdAddAcc 0 0.00% 74.89% +system.cpu.op_class::SimdAlu 0 0.00% 74.89% +system.cpu.op_class::SimdCmp 0 0.00% 74.89% +system.cpu.op_class::SimdCvt 0 0.00% 74.89% +system.cpu.op_class::SimdMisc 0 0.00% 74.89% +system.cpu.op_class::SimdMult 0 0.00% 74.89% +system.cpu.op_class::SimdMultAcc 0 0.00% 74.89% +system.cpu.op_class::SimdShift 0 0.00% 74.89% +system.cpu.op_class::SimdShiftAcc 0 0.00% 74.89% +system.cpu.op_class::SimdSqrt 0 0.00% 74.89% +system.cpu.op_class::SimdFloatAdd 0 0.00% 74.89% +system.cpu.op_class::SimdFloatAlu 0 0.00% 74.89% +system.cpu.op_class::SimdFloatCmp 0 0.00% 74.89% +system.cpu.op_class::SimdFloatCvt 0 0.00% 74.89% +system.cpu.op_class::SimdFloatDiv 0 0.00% 74.89% +system.cpu.op_class::SimdFloatMisc 0 0.00% 74.89% +system.cpu.op_class::SimdFloatMult 0 0.00% 74.89% +system.cpu.op_class::SimdFloatMultAcc 0 0.00% 74.89% +system.cpu.op_class::SimdFloatSqrt 0 0.00% 74.89% +system.cpu.op_class::MemRead 726 12.99% 87.87% +system.cpu.op_class::MemWrite 678 12.13% 100.00% +system.cpu.op_class::FloatMemRead 0 0.00% 100.00% +system.cpu.op_class::FloatMemWrite 0 0.00% 100.00% +system.cpu.op_class::IprAccess 0 0.00% 100.00% +system.cpu.op_class::InstPrefetch 0 0.00% 100.00% +system.cpu.op_class::total 5591 +system.membus.snoop_filter.tot_requests 0 +system.membus.snoop_filter.hit_single_requests 0 +system.membus.snoop_filter.hit_multi_requests 0 +system.membus.snoop_filter.tot_snoops 0 +system.membus.snoop_filter.hit_single_snoops 0 +system.membus.snoop_filter.hit_multi_snoops 0 +system.membus.pwrStateResidencyTicks::UNDEFINED 380341000 +system.membus.trans_dist::ReadReq 6310 +system.membus.trans_dist::ReadResp 6309 +system.membus.trans_dist::WriteReq 673 +system.membus.trans_dist::WriteResp 673 +system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrl.port 11183 +system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrl.port 2782 +system.membus.pkt_count::total 13965 +system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrl.port 22364 +system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrl.port 9705 +system.membus.pkt_size::total 32069 +system.membus.snoops 0 +system.membus.snoopTraffic 0 +system.membus.snoop_fanout::samples 6983 +system.membus.snoop_fanout::mean 0 +system.membus.snoop_fanout::stdev 0 +system.membus.snoop_fanout::underflows 0 0.00% 0.00% +system.membus.snoop_fanout::0 6983 100.00% 100.00% +system.membus.snoop_fanout::1 0 0.00% 100.00% +system.membus.snoop_fanout::overflows 0 0.00% 100.00% +system.membus.snoop_fanout::min_value 0 +system.membus.snoop_fanout::max_value 0 +system.membus.snoop_fanout::total 6983 +system.membus.reqLayer0.occupancy 7656000 +system.membus.reqLayer0.utilization 2.0 +system.membus.respLayer0.occupancy 12691750 +system.membus.respLayer0.utilization 3.3 +system.membus.respLayer1.occupancy 2300750 +system.membus.respLayer1.utilization 0.6 ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-two-level/config.ini b/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-two-level/config.ini index d90641228..ec35c6b67 100644 --- a/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-two-level/config.ini +++ b/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-two-level/config.ini @@ -91,6 +91,7 @@ progress_interval=0 simpoint_start_insts= socket_id=0 switched_out=false +syscallRetryLatency=10000 system=system tracer=system.cpu.tracer workload=system.cpu.workload @@ -104,10 +105,10 @@ addr_ranges=0:18446744073709551615:0:0:0:0 assoc=2 clk_domain=system.clk_domain clusivity=mostly_incl +data_latency=2 default_p_state=UNDEFINED demand_mshr_reserve=1 eventq_index=0 -hit_latency=2 is_read_only=false max_miss_count=0 mshrs=4 @@ -121,6 +122,7 @@ response_latency=2 sequential_access=false size=65536 system=system +tag_latency=2 tags=system.cpu.dcache.tags tgts_per_mshr=20 write_buffers=8 @@ -133,15 +135,16 @@ type=LRU assoc=2 block_size=64 clk_domain=system.clk_domain +data_latency=2 default_p_state=UNDEFINED eventq_index=0 -hit_latency=2 p_state_clk_gate_bins=20 p_state_clk_gate_max=1000000000000 p_state_clk_gate_min=1000 power_model=Null sequential_access=false size=65536 +tag_latency=2 [system.cpu.dtb] type=SparcTLB @@ -155,10 +158,10 @@ addr_ranges=0:18446744073709551615:0:0:0:0 assoc=2 clk_domain=system.clk_domain clusivity=mostly_incl +data_latency=2 default_p_state=UNDEFINED demand_mshr_reserve=1 eventq_index=0 -hit_latency=2 is_read_only=false max_miss_count=0 mshrs=4 @@ -172,6 +175,7 @@ response_latency=2 sequential_access=false size=16384 system=system +tag_latency=2 tags=system.cpu.icache.tags tgts_per_mshr=20 write_buffers=8 @@ -184,15 +188,16 @@ type=LRU assoc=2 block_size=64 clk_domain=system.clk_domain +data_latency=2 default_p_state=UNDEFINED eventq_index=0 -hit_latency=2 p_state_clk_gate_bins=20 p_state_clk_gate_max=1000000000000 p_state_clk_gate_min=1000 power_model=Null sequential_access=false size=16384 +tag_latency=2 [system.cpu.interrupts] type=SparcInterrupts @@ -212,7 +217,7 @@ type=ExeTracer eventq_index=0 [system.cpu.workload] -type=LiveProcess +type=Process cmd=tests/test-progs/hello/bin/sparc/linux/hello cwd= drivers= @@ -225,10 +230,11 @@ executable= gid=100 input=cin kvmInSE=false -max_stack_size=67108864 +maxStackSize=67108864 output=cout +pgid=100 pid=100 -ppid=99 +ppid=0 simpoint=0 system=system uid=100 @@ -278,10 +284,10 @@ addr_ranges=0:18446744073709551615:0:0:0:0 assoc=8 clk_domain=system.clk_domain clusivity=mostly_incl +data_latency=20 default_p_state=UNDEFINED demand_mshr_reserve=1 eventq_index=0 -hit_latency=20 is_read_only=false max_miss_count=0 mshrs=20 @@ -295,6 +301,7 @@ response_latency=20 sequential_access=false size=262144 system=system +tag_latency=20 tags=system.l2cache.tags tgts_per_mshr=12 write_buffers=8 @@ -307,15 +314,16 @@ type=LRU assoc=8 block_size=64 clk_domain=system.clk_domain +data_latency=20 default_p_state=UNDEFINED eventq_index=0 -hit_latency=20 p_state_clk_gate_bins=20 p_state_clk_gate_max=1000000000000 p_state_clk_gate_min=1000 power_model=Null sequential_access=false size=262144 +tag_latency=20 [system.mem_ctrl] type=DRAMCtrl diff --git a/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-two-level/simerr b/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-two-level/simerr index 2f9507495..1cfcb3e18 100755 --- a/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-two-level/simerr +++ b/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-two-level/simerr @@ -1,3 +1,4 @@ warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes) warn: Sockets disabled, not accepting gdb connections warn: ClockedObject: More than one power state change request encountered within the same simulation tick +info: Entering event queue @ 0. Starting simulation... diff --git a/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-two-level/simout b/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-two-level/simout index 95530f5be..ca7e9e456 100755 --- a/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-two-level/simout +++ b/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-two-level/simout @@ -3,12 +3,11 @@ Redirecting stderr to build/SPARC/tests/opt/quick/se/03.learning-gem5/sparc/linu gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Oct 13 2016 20:43:27 -gem5 started Oct 13 2016 20:45:43 -gem5 executing on e108600-lin, pid 17392 -command line: /work/curdun01/gem5-external.hg/build/SPARC/gem5.opt -d build/SPARC/tests/opt/quick/se/03.learning-gem5/sparc/linux/learning-gem5-p1-two-level -re /work/curdun01/gem5-external.hg/tests/testing/../run.py quick/se/03.learning-gem5/sparc/linux/learning-gem5-p1-two-level +gem5 compiled Apr 3 2017 18:41:19 +gem5 started Apr 3 2017 18:43:32 +gem5 executing on gabeblack-desktop.mtv.corp.google.com, pid 66465 +command line: /usr/local/google/home/gabeblack/gem5/gem5-public/build/SPARC/gem5.opt -d build/SPARC/tests/opt/quick/se/03.learning-gem5/sparc/linux/learning-gem5-p1-two-level --stats-file 'text://stats.txt?desc=False' -re /usr/local/google/home/gabeblack/gem5/gem5-public/tests/testing/../run.py quick/se/03.learning-gem5/sparc/linux/learning-gem5-p1-two-level Global frequency set at 1000000000000 ticks per second Beginning simulation! -info: Entering event queue @ 0. Starting simulation... -Hello World!Exiting @ tick 56511000 because target called exit() +Hello World!Exiting @ tick 56511000 because exiting with last active thread context diff --git a/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-two-level/stats.txt b/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-two-level/stats.txt index 86dd54128..c0123cf6a 100644 --- a/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-two-level/stats.txt +++ b/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-two-level/stats.txt @@ -1,716 +1,716 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.000057 # Number of seconds simulated -sim_ticks 56511000 # Number of ticks simulated -final_tick 56511000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) -sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 572788 # Simulator instruction rate (inst/s) -host_op_rate 572177 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 5822018151 # Simulator tick rate (ticks/s) -host_mem_usage 636864 # Number of bytes of host memory used -host_seconds 0.01 # Real time elapsed on the host -sim_insts 5548 # Number of instructions simulated -sim_ops 5548 # Number of ops (including micro ops) simulated -system.clk_domain.voltage_domain.voltage 1 # Voltage in Volts -system.clk_domain.clock 1000 # Clock period in ticks -system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 56511000 # Cumulative time (in ticks) in various power states -system.mem_ctrl.bytes_read::cpu.inst 16448 # Number of bytes read from this memory -system.mem_ctrl.bytes_read::cpu.data 8768 # Number of bytes read from this memory -system.mem_ctrl.bytes_read::total 25216 # Number of bytes read from this memory -system.mem_ctrl.bytes_inst_read::cpu.inst 16448 # Number of instructions bytes read from this memory -system.mem_ctrl.bytes_inst_read::total 16448 # Number of instructions bytes read from this memory -system.mem_ctrl.num_reads::cpu.inst 257 # Number of read requests responded to by this memory -system.mem_ctrl.num_reads::cpu.data 137 # Number of read requests responded to by this memory -system.mem_ctrl.num_reads::total 394 # Number of read requests responded to by this memory -system.mem_ctrl.bw_read::cpu.inst 291058378 # Total read bandwidth from this memory (bytes/s) -system.mem_ctrl.bw_read::cpu.data 155155633 # Total read bandwidth from this memory (bytes/s) -system.mem_ctrl.bw_read::total 446214011 # Total read bandwidth from this memory (bytes/s) -system.mem_ctrl.bw_inst_read::cpu.inst 291058378 # Instruction read bandwidth from this memory (bytes/s) -system.mem_ctrl.bw_inst_read::total 291058378 # Instruction read bandwidth from this memory (bytes/s) -system.mem_ctrl.bw_total::cpu.inst 291058378 # Total bandwidth to/from this memory (bytes/s) -system.mem_ctrl.bw_total::cpu.data 155155633 # Total bandwidth to/from this memory (bytes/s) -system.mem_ctrl.bw_total::total 446214011 # Total bandwidth to/from this memory (bytes/s) -system.mem_ctrl.readReqs 394 # Number of read requests accepted -system.mem_ctrl.writeReqs 0 # Number of write requests accepted -system.mem_ctrl.readBursts 394 # Number of DRAM read bursts, including those serviced by the write queue -system.mem_ctrl.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue -system.mem_ctrl.bytesReadDRAM 25216 # Total number of bytes read from DRAM -system.mem_ctrl.bytesReadWrQ 0 # Total number of bytes read from write queue -system.mem_ctrl.bytesWritten 0 # Total number of bytes written to DRAM -system.mem_ctrl.bytesReadSys 25216 # Total read bytes from the system interface side -system.mem_ctrl.bytesWrittenSys 0 # Total written bytes from the system interface side -system.mem_ctrl.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue -system.mem_ctrl.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one -system.mem_ctrl.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.mem_ctrl.perBankRdBursts::0 21 # Per bank write bursts -system.mem_ctrl.perBankRdBursts::1 7 # Per bank write bursts -system.mem_ctrl.perBankRdBursts::2 1 # Per bank write bursts -system.mem_ctrl.perBankRdBursts::3 7 # Per bank write bursts -system.mem_ctrl.perBankRdBursts::4 0 # Per bank write bursts -system.mem_ctrl.perBankRdBursts::5 69 # Per bank write bursts -system.mem_ctrl.perBankRdBursts::6 79 # Per bank write bursts -system.mem_ctrl.perBankRdBursts::7 62 # Per bank write bursts -system.mem_ctrl.perBankRdBursts::8 32 # Per bank write bursts -system.mem_ctrl.perBankRdBursts::9 17 # Per bank write bursts -system.mem_ctrl.perBankRdBursts::10 9 # Per bank write bursts -system.mem_ctrl.perBankRdBursts::11 47 # Per bank write bursts -system.mem_ctrl.perBankRdBursts::12 10 # Per bank write bursts -system.mem_ctrl.perBankRdBursts::13 21 # Per bank write bursts -system.mem_ctrl.perBankRdBursts::14 5 # Per bank write bursts -system.mem_ctrl.perBankRdBursts::15 7 # Per bank write bursts -system.mem_ctrl.perBankWrBursts::0 0 # Per bank write bursts -system.mem_ctrl.perBankWrBursts::1 0 # Per bank write bursts -system.mem_ctrl.perBankWrBursts::2 0 # Per bank write bursts -system.mem_ctrl.perBankWrBursts::3 0 # Per bank write bursts -system.mem_ctrl.perBankWrBursts::4 0 # Per bank write bursts -system.mem_ctrl.perBankWrBursts::5 0 # Per bank write bursts -system.mem_ctrl.perBankWrBursts::6 0 # Per bank write bursts -system.mem_ctrl.perBankWrBursts::7 0 # Per bank write bursts -system.mem_ctrl.perBankWrBursts::8 0 # Per bank write bursts -system.mem_ctrl.perBankWrBursts::9 0 # Per bank write bursts -system.mem_ctrl.perBankWrBursts::10 0 # Per bank write bursts -system.mem_ctrl.perBankWrBursts::11 0 # Per bank write bursts -system.mem_ctrl.perBankWrBursts::12 0 # Per bank write bursts -system.mem_ctrl.perBankWrBursts::13 0 # Per bank write bursts -system.mem_ctrl.perBankWrBursts::14 0 # Per bank write bursts -system.mem_ctrl.perBankWrBursts::15 0 # Per bank write bursts -system.mem_ctrl.numRdRetry 0 # Number of times read queue was full causing retry -system.mem_ctrl.numWrRetry 0 # Number of times write queue was full causing retry -system.mem_ctrl.totGap 56394000 # Total gap between requests -system.mem_ctrl.readPktSize::0 0 # Read request sizes (log2) -system.mem_ctrl.readPktSize::1 0 # Read request sizes (log2) -system.mem_ctrl.readPktSize::2 0 # Read request sizes (log2) -system.mem_ctrl.readPktSize::3 0 # Read request sizes (log2) -system.mem_ctrl.readPktSize::4 0 # Read request sizes (log2) -system.mem_ctrl.readPktSize::5 0 # Read request sizes (log2) -system.mem_ctrl.readPktSize::6 394 # Read request sizes (log2) -system.mem_ctrl.writePktSize::0 0 # Write request sizes (log2) -system.mem_ctrl.writePktSize::1 0 # Write request sizes (log2) -system.mem_ctrl.writePktSize::2 0 # Write request sizes (log2) -system.mem_ctrl.writePktSize::3 0 # Write request sizes (log2) -system.mem_ctrl.writePktSize::4 0 # Write request sizes (log2) -system.mem_ctrl.writePktSize::5 0 # Write request sizes (log2) -system.mem_ctrl.writePktSize::6 0 # Write request sizes (log2) -system.mem_ctrl.rdQLenPdf::0 394 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::1 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::2 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::3 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::4 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::5 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::6 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::7 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::8 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::9 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::10 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::11 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::12 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::13 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::14 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::15 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::16 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::17 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::18 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::19 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::20 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::21 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::22 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::23 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::24 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::25 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::26 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::27 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::28 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::29 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::30 0 # What read queue length does an incoming req see -system.mem_ctrl.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::0 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::1 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::2 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::3 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::4 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::5 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::6 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::7 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::8 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::9 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::10 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::11 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::12 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::13 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::14 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::15 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::16 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::17 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::18 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::19 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::20 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::21 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::22 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::23 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::24 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::25 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::26 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::27 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::28 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::29 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::30 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::33 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::34 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::35 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::36 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::37 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::38 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::39 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::40 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::41 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::42 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::43 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::44 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::45 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::46 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::47 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::48 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::49 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::50 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::51 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::52 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::53 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::54 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::55 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::56 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::57 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::58 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::59 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::60 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::61 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::62 0 # What write queue length does an incoming req see -system.mem_ctrl.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.mem_ctrl.bytesPerActivate::samples 98 # Bytes accessed per row activation -system.mem_ctrl.bytesPerActivate::mean 248.816327 # Bytes accessed per row activation -system.mem_ctrl.bytesPerActivate::gmean 183.748429 # Bytes accessed per row activation -system.mem_ctrl.bytesPerActivate::stdev 196.431638 # Bytes accessed per row activation -system.mem_ctrl.bytesPerActivate::0-127 26 26.53% 26.53% # Bytes accessed per row activation -system.mem_ctrl.bytesPerActivate::128-255 31 31.63% 58.16% # Bytes accessed per row activation -system.mem_ctrl.bytesPerActivate::256-383 15 15.31% 73.47% # Bytes accessed per row activation -system.mem_ctrl.bytesPerActivate::384-511 13 13.27% 86.73% # Bytes accessed per row activation -system.mem_ctrl.bytesPerActivate::512-639 9 9.18% 95.92% # Bytes accessed per row activation -system.mem_ctrl.bytesPerActivate::640-767 2 2.04% 97.96% # Bytes accessed per row activation -system.mem_ctrl.bytesPerActivate::896-1023 1 1.02% 98.98% # Bytes accessed per row activation -system.mem_ctrl.bytesPerActivate::1024-1151 1 1.02% 100.00% # Bytes accessed per row activation -system.mem_ctrl.bytesPerActivate::total 98 # Bytes accessed per row activation -system.mem_ctrl.totQLat 5793000 # Total ticks spent queuing -system.mem_ctrl.totMemAccLat 13180500 # Total ticks spent from burst creation until serviced by the DRAM -system.mem_ctrl.totBusLat 1970000 # Total ticks spent in databus transfers -system.mem_ctrl.avgQLat 14703.05 # Average queueing delay per DRAM burst -system.mem_ctrl.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.mem_ctrl.avgMemAccLat 33453.05 # Average memory access latency per DRAM burst -system.mem_ctrl.avgRdBW 446.21 # Average DRAM read bandwidth in MiByte/s -system.mem_ctrl.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.mem_ctrl.avgRdBWSys 446.21 # Average system read bandwidth in MiByte/s -system.mem_ctrl.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s -system.mem_ctrl.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.mem_ctrl.busUtil 3.49 # Data bus utilization in percentage -system.mem_ctrl.busUtilRead 3.49 # Data bus utilization in percentage for reads -system.mem_ctrl.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.mem_ctrl.avgRdQLen 1.00 # Average read queue length when enqueuing -system.mem_ctrl.avgWrQLen 0.00 # Average write queue length when enqueuing -system.mem_ctrl.readRowHits 292 # Number of row buffer hits during reads -system.mem_ctrl.writeRowHits 0 # Number of row buffer hits during writes -system.mem_ctrl.readRowHitRate 74.11 # Row buffer hit rate for reads -system.mem_ctrl.writeRowHitRate nan # Row buffer hit rate for writes -system.mem_ctrl.avgGap 143131.98 # Average gap between requests -system.mem_ctrl.pageHitRate 74.11 # Row buffer hit rate, read and write combined -system.mem_ctrl_0.actEnergy 421260 # Energy for activate commands per rank (pJ) -system.mem_ctrl_0.preEnergy 216315 # Energy for precharge commands per rank (pJ) -system.mem_ctrl_0.readEnergy 1756440 # Energy for read commands per rank (pJ) -system.mem_ctrl_0.writeEnergy 0 # Energy for write commands per rank (pJ) -system.mem_ctrl_0.refreshEnergy 4302480.000000 # Energy for refresh commands per rank (pJ) -system.mem_ctrl_0.actBackEnergy 4075500 # Energy for active background per rank (pJ) -system.mem_ctrl_0.preBackEnergy 122880 # Energy for precharge background per rank (pJ) -system.mem_ctrl_0.actPowerDownEnergy 21123630 # Energy for active power-down per rank (pJ) -system.mem_ctrl_0.prePowerDownEnergy 357120 # Energy for precharge power-down per rank (pJ) -system.mem_ctrl_0.selfRefreshEnergy 0 # Energy for self refresh per rank (pJ) -system.mem_ctrl_0.totalEnergy 32375625 # Total energy per rank (pJ) -system.mem_ctrl_0.averagePower 572.905837 # Core power per rank (mW) -system.mem_ctrl_0.totalIdleTime 47002000 # Total Idle time Per DRAM Rank -system.mem_ctrl_0.memoryStateTime::IDLE 71000 # Time in different power states -system.mem_ctrl_0.memoryStateTime::REF 1820000 # Time in different power states -system.mem_ctrl_0.memoryStateTime::SREF 0 # Time in different power states -system.mem_ctrl_0.memoryStateTime::PRE_PDN 929250 # Time in different power states -system.mem_ctrl_0.memoryStateTime::ACT 7357750 # Time in different power states -system.mem_ctrl_0.memoryStateTime::ACT_PDN 46333000 # Time in different power states -system.mem_ctrl_1.actEnergy 307020 # Energy for activate commands per rank (pJ) -system.mem_ctrl_1.preEnergy 155595 # Energy for precharge commands per rank (pJ) -system.mem_ctrl_1.readEnergy 1056720 # Energy for read commands per rank (pJ) -system.mem_ctrl_1.writeEnergy 0 # Energy for write commands per rank (pJ) -system.mem_ctrl_1.refreshEnergy 4302480.000000 # Energy for refresh commands per rank (pJ) -system.mem_ctrl_1.actBackEnergy 2785590 # Energy for active background per rank (pJ) -system.mem_ctrl_1.preBackEnergy 293760 # Energy for precharge background per rank (pJ) -system.mem_ctrl_1.actPowerDownEnergy 20523420 # Energy for active power-down per rank (pJ) -system.mem_ctrl_1.prePowerDownEnergy 1777920 # Energy for precharge power-down per rank (pJ) -system.mem_ctrl_1.selfRefreshEnergy 0 # Energy for self refresh per rank (pJ) -system.mem_ctrl_1.totalEnergy 31202505 # Total energy per rank (pJ) -system.mem_ctrl_1.averagePower 552.146785 # Core power per rank (mW) -system.mem_ctrl_1.totalIdleTime 49582750 # Total Idle time Per DRAM Rank -system.mem_ctrl_1.memoryStateTime::IDLE 557000 # Time in different power states -system.mem_ctrl_1.memoryStateTime::REF 1820000 # Time in different power states -system.mem_ctrl_1.memoryStateTime::SREF 0 # Time in different power states -system.mem_ctrl_1.memoryStateTime::PRE_PDN 4629500 # Time in different power states -system.mem_ctrl_1.memoryStateTime::ACT 4495750 # Time in different power states -system.mem_ctrl_1.memoryStateTime::ACT_PDN 45008750 # Time in different power states -system.pwrStateResidencyTicks::UNDEFINED 56511000 # Cumulative time (in ticks) in various power states -system.cpu.workload.numSyscalls 11 # Number of system calls -system.cpu.pwrStateResidencyTicks::ON 56511000 # Cumulative time (in ticks) in various power states -system.cpu.numCycles 56511 # number of cpu cycles simulated -system.cpu.numWorkItemsStarted 0 # number of work items this cpu started -system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.committedInsts 5548 # Number of instructions committed -system.cpu.committedOps 5548 # Number of ops (including micro ops) committed -system.cpu.num_int_alu_accesses 4660 # Number of integer alu accesses -system.cpu.num_fp_alu_accesses 0 # Number of float alu accesses -system.cpu.num_func_calls 146 # number of times a function call or return occured -system.cpu.num_conditional_control_insts 835 # number of instructions that are conditional controls -system.cpu.num_int_insts 4660 # number of integer instructions -system.cpu.num_fp_insts 0 # number of float instructions -system.cpu.num_int_register_reads 10977 # number of times the integer registers were read -system.cpu.num_int_register_writes 5062 # number of times the integer registers were written -system.cpu.num_fp_register_reads 0 # number of times the floating registers were read -system.cpu.num_fp_register_writes 0 # number of times the floating registers were written -system.cpu.num_mem_refs 1404 # number of memory refs -system.cpu.num_load_insts 726 # Number of load instructions -system.cpu.num_store_insts 678 # Number of store instructions -system.cpu.num_idle_cycles 0.001000 # Number of idle cycles -system.cpu.num_busy_cycles 56510.999000 # Number of busy cycles -system.cpu.not_idle_fraction 1.000000 # Percentage of non-idle cycles -system.cpu.idle_fraction 0.000000 # Percentage of idle cycles -system.cpu.Branches 1187 # Number of branches fetched -system.cpu.op_class::No_OpClass 173 3.09% 3.09% # Class of executed instruction -system.cpu.op_class::IntAlu 4014 71.79% 74.89% # Class of executed instruction -system.cpu.op_class::IntMult 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::IntDiv 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::FloatAdd 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::FloatCmp 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::FloatCvt 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::FloatMult 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::FloatMultAcc 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::FloatDiv 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::FloatMisc 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::FloatSqrt 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdAdd 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdAddAcc 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdAlu 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdCmp 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdCvt 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdMisc 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdMult 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdMultAcc 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdShift 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdShiftAcc 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdSqrt 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdFloatAdd 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdFloatAlu 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdFloatCmp 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdFloatCvt 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdFloatDiv 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdFloatMisc 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdFloatMult 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdFloatMultAcc 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::SimdFloatSqrt 0 0.00% 74.89% # Class of executed instruction -system.cpu.op_class::MemRead 726 12.99% 87.87% # Class of executed instruction -system.cpu.op_class::MemWrite 678 12.13% 100.00% # Class of executed instruction -system.cpu.op_class::FloatMemRead 0 0.00% 100.00% # Class of executed instruction -system.cpu.op_class::FloatMemWrite 0 0.00% 100.00% # Class of executed instruction -system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction -system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction -system.cpu.op_class::total 5591 # Class of executed instruction -system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 56511000 # Cumulative time (in ticks) in various power states -system.cpu.dcache.tags.replacements 0 # number of replacements -system.cpu.dcache.tags.tagsinuse 83.847801 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 1253 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 138 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 9.079710 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 83.847801 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.081883 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.081883 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_task_id_blocks::1024 138 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 10 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 128 # Occupied blocks per task id -system.cpu.dcache.tags.occ_task_id_percent::1024 0.134766 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 2920 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 2920 # Number of data accesses -system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 56511000 # Cumulative time (in ticks) in various power states -system.cpu.dcache.ReadReq_hits::cpu.data 662 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 662 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 591 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 591 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 1253 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 1253 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 1253 # number of overall hits -system.cpu.dcache.overall_hits::total 1253 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 56 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 56 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 82 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 82 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 138 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 138 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 138 # number of overall misses -system.cpu.dcache.overall_misses::total 138 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 6576000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 6576000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 8937000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 8937000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 15513000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 15513000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 15513000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 15513000 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 718 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 718 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 673 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 673 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 1391 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 1391 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 1391 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 1391 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.077994 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.077994 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.121842 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.121842 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.099209 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.099209 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.099209 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.099209 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 117428.571429 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 117428.571429 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 108987.804878 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 108987.804878 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 112413.043478 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 112413.043478 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 112413.043478 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 112413.043478 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 56 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 56 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 82 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 82 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 138 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 138 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 138 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 138 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 6464000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 6464000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8773000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 8773000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 15237000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 15237000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 15237000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 15237000 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.077994 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.077994 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.121842 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.121842 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.099209 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.099209 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.099209 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.099209 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 115428.571429 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 115428.571429 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 106987.804878 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 106987.804878 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 110413.043478 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 110413.043478 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 110413.043478 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 110413.043478 # average overall mshr miss latency -system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 56511000 # Cumulative time (in ticks) in various power states -system.cpu.icache.tags.replacements 71 # number of replacements -system.cpu.icache.tags.tagsinuse 98.324434 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 5333 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 259 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 20.590734 # Average number of references to valid blocks. -system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 98.324434 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.384080 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.384080 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_task_id_blocks::1024 188 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 54 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 134 # Occupied blocks per task id -system.cpu.icache.tags.occ_task_id_percent::1024 0.734375 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 11443 # Number of tag accesses -system.cpu.icache.tags.data_accesses 11443 # Number of data accesses -system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 56511000 # Cumulative time (in ticks) in various power states -system.cpu.icache.ReadReq_hits::cpu.inst 5333 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 5333 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 5333 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 5333 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 5333 # number of overall hits -system.cpu.icache.overall_hits::total 5333 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 259 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 259 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 259 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 259 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 259 # number of overall misses -system.cpu.icache.overall_misses::total 259 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 27828000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 27828000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 27828000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 27828000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 27828000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 27828000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 5592 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 5592 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 5592 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 5592 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 5592 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 5592 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.046316 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.046316 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.046316 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.046316 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.046316 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.046316 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 107444.015444 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 107444.015444 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 107444.015444 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 107444.015444 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 107444.015444 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 107444.015444 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 259 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 259 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 259 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 259 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 259 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 259 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 27310000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 27310000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 27310000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 27310000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 27310000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 27310000 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.046316 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.046316 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.046316 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.046316 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.046316 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.046316 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 105444.015444 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 105444.015444 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 105444.015444 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 105444.015444 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 105444.015444 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 105444.015444 # average overall mshr miss latency -system.l2bus.snoop_filter.tot_requests 468 # Total number of requests made to the snoop filter. -system.l2bus.snoop_filter.hit_single_requests 73 # Number of requests hitting in the snoop filter with a single holder of the requested data. -system.l2bus.snoop_filter.hit_multi_requests 1 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. -system.l2bus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. -system.l2bus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. -system.l2bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. -system.l2bus.pwrStateResidencyTicks::UNDEFINED 56511000 # Cumulative time (in ticks) in various power states -system.l2bus.trans_dist::ReadResp 315 # Transaction distribution -system.l2bus.trans_dist::CleanEvict 71 # Transaction distribution -system.l2bus.trans_dist::ReadExReq 82 # Transaction distribution -system.l2bus.trans_dist::ReadExResp 82 # Transaction distribution -system.l2bus.trans_dist::ReadSharedReq 315 # Transaction distribution -system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side 589 # Packet count per connected master and slave (bytes) -system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side 276 # Packet count per connected master and slave (bytes) -system.l2bus.pkt_count::total 865 # Packet count per connected master and slave (bytes) -system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side 16576 # Cumulative packet size per connected master and slave (bytes) -system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side 8832 # Cumulative packet size per connected master and slave (bytes) -system.l2bus.pkt_size::total 25408 # Cumulative packet size per connected master and slave (bytes) -system.l2bus.snoops 0 # Total snoops (count) -system.l2bus.snoopTraffic 0 # Total snoop traffic (bytes) -system.l2bus.snoop_fanout::samples 397 # Request fanout histogram -system.l2bus.snoop_fanout::mean 0.007557 # Request fanout histogram -system.l2bus.snoop_fanout::stdev 0.086709 # Request fanout histogram -system.l2bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.l2bus.snoop_fanout::0 394 99.24% 99.24% # Request fanout histogram -system.l2bus.snoop_fanout::1 3 0.76% 100.00% # Request fanout histogram -system.l2bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram -system.l2bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram -system.l2bus.snoop_fanout::min_value 0 # Request fanout histogram -system.l2bus.snoop_fanout::max_value 1 # Request fanout histogram -system.l2bus.snoop_fanout::total 397 # Request fanout histogram -system.l2bus.reqLayer0.occupancy 468000 # Layer occupancy (ticks) -system.l2bus.reqLayer0.utilization 0.8 # Layer utilization (%) -system.l2bus.respLayer0.occupancy 777000 # Layer occupancy (ticks) -system.l2bus.respLayer0.utilization 1.4 # Layer utilization (%) -system.l2bus.respLayer1.occupancy 414000 # Layer occupancy (ticks) -system.l2bus.respLayer1.utilization 0.7 # Layer utilization (%) -system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 56511000 # Cumulative time (in ticks) in various power states -system.l2cache.tags.replacements 0 # number of replacements -system.l2cache.tags.tagsinuse 201.052259 # Cycle average of tags in use -system.l2cache.tags.total_refs 73 # Total number of references to valid blocks. -system.l2cache.tags.sampled_refs 394 # Sample count of references to valid blocks. -system.l2cache.tags.avg_refs 0.185279 # Average number of references to valid blocks. -system.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.l2cache.tags.occ_blocks::cpu.inst 118.133782 # Average occupied blocks per requestor -system.l2cache.tags.occ_blocks::cpu.data 82.918477 # Average occupied blocks per requestor -system.l2cache.tags.occ_percent::cpu.inst 0.028841 # Average percentage of cache occupancy -system.l2cache.tags.occ_percent::cpu.data 0.020244 # Average percentage of cache occupancy -system.l2cache.tags.occ_percent::total 0.049085 # Average percentage of cache occupancy -system.l2cache.tags.occ_task_id_blocks::1024 394 # Occupied blocks per task id -system.l2cache.tags.age_task_id_blocks_1024::0 62 # Occupied blocks per task id -system.l2cache.tags.age_task_id_blocks_1024::1 332 # Occupied blocks per task id -system.l2cache.tags.occ_task_id_percent::1024 0.096191 # Percentage of cache occupancy per task id -system.l2cache.tags.tag_accesses 4130 # Number of tag accesses -system.l2cache.tags.data_accesses 4130 # Number of data accesses -system.l2cache.pwrStateResidencyTicks::UNDEFINED 56511000 # Cumulative time (in ticks) in various power states -system.l2cache.ReadSharedReq_hits::cpu.inst 2 # number of ReadSharedReq hits -system.l2cache.ReadSharedReq_hits::cpu.data 1 # number of ReadSharedReq hits -system.l2cache.ReadSharedReq_hits::total 3 # number of ReadSharedReq hits -system.l2cache.demand_hits::cpu.inst 2 # number of demand (read+write) hits -system.l2cache.demand_hits::cpu.data 1 # number of demand (read+write) hits -system.l2cache.demand_hits::total 3 # number of demand (read+write) hits -system.l2cache.overall_hits::cpu.inst 2 # number of overall hits -system.l2cache.overall_hits::cpu.data 1 # number of overall hits -system.l2cache.overall_hits::total 3 # number of overall hits -system.l2cache.ReadExReq_misses::cpu.data 82 # number of ReadExReq misses -system.l2cache.ReadExReq_misses::total 82 # number of ReadExReq misses -system.l2cache.ReadSharedReq_misses::cpu.inst 257 # number of ReadSharedReq misses -system.l2cache.ReadSharedReq_misses::cpu.data 55 # number of ReadSharedReq misses -system.l2cache.ReadSharedReq_misses::total 312 # number of ReadSharedReq misses -system.l2cache.demand_misses::cpu.inst 257 # number of demand (read+write) misses -system.l2cache.demand_misses::cpu.data 137 # number of demand (read+write) misses -system.l2cache.demand_misses::total 394 # number of demand (read+write) misses -system.l2cache.overall_misses::cpu.inst 257 # number of overall misses -system.l2cache.overall_misses::cpu.data 137 # number of overall misses -system.l2cache.overall_misses::total 394 # number of overall misses -system.l2cache.ReadExReq_miss_latency::cpu.data 8527000 # number of ReadExReq miss cycles -system.l2cache.ReadExReq_miss_latency::total 8527000 # number of ReadExReq miss cycles -system.l2cache.ReadSharedReq_miss_latency::cpu.inst 26487000 # number of ReadSharedReq miss cycles -system.l2cache.ReadSharedReq_miss_latency::cpu.data 6273000 # number of ReadSharedReq miss cycles -system.l2cache.ReadSharedReq_miss_latency::total 32760000 # number of ReadSharedReq miss cycles -system.l2cache.demand_miss_latency::cpu.inst 26487000 # number of demand (read+write) miss cycles -system.l2cache.demand_miss_latency::cpu.data 14800000 # number of demand (read+write) miss cycles -system.l2cache.demand_miss_latency::total 41287000 # number of demand (read+write) miss cycles -system.l2cache.overall_miss_latency::cpu.inst 26487000 # number of overall miss cycles -system.l2cache.overall_miss_latency::cpu.data 14800000 # number of overall miss cycles -system.l2cache.overall_miss_latency::total 41287000 # number of overall miss cycles -system.l2cache.ReadExReq_accesses::cpu.data 82 # number of ReadExReq accesses(hits+misses) -system.l2cache.ReadExReq_accesses::total 82 # number of ReadExReq accesses(hits+misses) -system.l2cache.ReadSharedReq_accesses::cpu.inst 259 # number of ReadSharedReq accesses(hits+misses) -system.l2cache.ReadSharedReq_accesses::cpu.data 56 # number of ReadSharedReq accesses(hits+misses) -system.l2cache.ReadSharedReq_accesses::total 315 # number of ReadSharedReq accesses(hits+misses) -system.l2cache.demand_accesses::cpu.inst 259 # number of demand (read+write) accesses -system.l2cache.demand_accesses::cpu.data 138 # number of demand (read+write) accesses -system.l2cache.demand_accesses::total 397 # number of demand (read+write) accesses -system.l2cache.overall_accesses::cpu.inst 259 # number of overall (read+write) accesses -system.l2cache.overall_accesses::cpu.data 138 # number of overall (read+write) accesses -system.l2cache.overall_accesses::total 397 # number of overall (read+write) accesses -system.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses -system.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses -system.l2cache.ReadSharedReq_miss_rate::cpu.inst 0.992278 # miss rate for ReadSharedReq accesses -system.l2cache.ReadSharedReq_miss_rate::cpu.data 0.982143 # miss rate for ReadSharedReq accesses -system.l2cache.ReadSharedReq_miss_rate::total 0.990476 # miss rate for ReadSharedReq accesses -system.l2cache.demand_miss_rate::cpu.inst 0.992278 # miss rate for demand accesses -system.l2cache.demand_miss_rate::cpu.data 0.992754 # miss rate for demand accesses -system.l2cache.demand_miss_rate::total 0.992443 # miss rate for demand accesses -system.l2cache.overall_miss_rate::cpu.inst 0.992278 # miss rate for overall accesses -system.l2cache.overall_miss_rate::cpu.data 0.992754 # miss rate for overall accesses -system.l2cache.overall_miss_rate::total 0.992443 # miss rate for overall accesses -system.l2cache.ReadExReq_avg_miss_latency::cpu.data 103987.804878 # average ReadExReq miss latency -system.l2cache.ReadExReq_avg_miss_latency::total 103987.804878 # average ReadExReq miss latency -system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 103062.256809 # average ReadSharedReq miss latency -system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 114054.545455 # average ReadSharedReq miss latency -system.l2cache.ReadSharedReq_avg_miss_latency::total 105000 # average ReadSharedReq miss latency -system.l2cache.demand_avg_miss_latency::cpu.inst 103062.256809 # average overall miss latency -system.l2cache.demand_avg_miss_latency::cpu.data 108029.197080 # average overall miss latency -system.l2cache.demand_avg_miss_latency::total 104789.340102 # average overall miss latency -system.l2cache.overall_avg_miss_latency::cpu.inst 103062.256809 # average overall miss latency -system.l2cache.overall_avg_miss_latency::cpu.data 108029.197080 # average overall miss latency -system.l2cache.overall_avg_miss_latency::total 104789.340102 # average overall miss latency -system.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked -system.l2cache.blocked::no_targets 0 # number of cycles access was blocked -system.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.l2cache.ReadExReq_mshr_misses::cpu.data 82 # number of ReadExReq MSHR misses -system.l2cache.ReadExReq_mshr_misses::total 82 # number of ReadExReq MSHR misses -system.l2cache.ReadSharedReq_mshr_misses::cpu.inst 257 # number of ReadSharedReq MSHR misses -system.l2cache.ReadSharedReq_mshr_misses::cpu.data 55 # number of ReadSharedReq MSHR misses -system.l2cache.ReadSharedReq_mshr_misses::total 312 # number of ReadSharedReq MSHR misses -system.l2cache.demand_mshr_misses::cpu.inst 257 # number of demand (read+write) MSHR misses -system.l2cache.demand_mshr_misses::cpu.data 137 # number of demand (read+write) MSHR misses -system.l2cache.demand_mshr_misses::total 394 # number of demand (read+write) MSHR misses -system.l2cache.overall_mshr_misses::cpu.inst 257 # number of overall MSHR misses -system.l2cache.overall_mshr_misses::cpu.data 137 # number of overall MSHR misses -system.l2cache.overall_mshr_misses::total 394 # number of overall MSHR misses -system.l2cache.ReadExReq_mshr_miss_latency::cpu.data 6887000 # number of ReadExReq MSHR miss cycles -system.l2cache.ReadExReq_mshr_miss_latency::total 6887000 # number of ReadExReq MSHR miss cycles -system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst 21347000 # number of ReadSharedReq MSHR miss cycles -system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 5173000 # number of ReadSharedReq MSHR miss cycles -system.l2cache.ReadSharedReq_mshr_miss_latency::total 26520000 # number of ReadSharedReq MSHR miss cycles -system.l2cache.demand_mshr_miss_latency::cpu.inst 21347000 # number of demand (read+write) MSHR miss cycles -system.l2cache.demand_mshr_miss_latency::cpu.data 12060000 # number of demand (read+write) MSHR miss cycles -system.l2cache.demand_mshr_miss_latency::total 33407000 # number of demand (read+write) MSHR miss cycles -system.l2cache.overall_mshr_miss_latency::cpu.inst 21347000 # number of overall MSHR miss cycles -system.l2cache.overall_mshr_miss_latency::cpu.data 12060000 # number of overall MSHR miss cycles -system.l2cache.overall_mshr_miss_latency::total 33407000 # number of overall MSHR miss cycles -system.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses -system.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses -system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst 0.992278 # mshr miss rate for ReadSharedReq accesses -system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.982143 # mshr miss rate for ReadSharedReq accesses -system.l2cache.ReadSharedReq_mshr_miss_rate::total 0.990476 # mshr miss rate for ReadSharedReq accesses -system.l2cache.demand_mshr_miss_rate::cpu.inst 0.992278 # mshr miss rate for demand accesses -system.l2cache.demand_mshr_miss_rate::cpu.data 0.992754 # mshr miss rate for demand accesses -system.l2cache.demand_mshr_miss_rate::total 0.992443 # mshr miss rate for demand accesses -system.l2cache.overall_mshr_miss_rate::cpu.inst 0.992278 # mshr miss rate for overall accesses -system.l2cache.overall_mshr_miss_rate::cpu.data 0.992754 # mshr miss rate for overall accesses -system.l2cache.overall_mshr_miss_rate::total 0.992443 # mshr miss rate for overall accesses -system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 83987.804878 # average ReadExReq mshr miss latency -system.l2cache.ReadExReq_avg_mshr_miss_latency::total 83987.804878 # average ReadExReq mshr miss latency -system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 83062.256809 # average ReadSharedReq mshr miss latency -system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 94054.545455 # average ReadSharedReq mshr miss latency -system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 85000 # average ReadSharedReq mshr miss latency -system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 83062.256809 # average overall mshr miss latency -system.l2cache.demand_avg_mshr_miss_latency::cpu.data 88029.197080 # average overall mshr miss latency -system.l2cache.demand_avg_mshr_miss_latency::total 84789.340102 # average overall mshr miss latency -system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 83062.256809 # average overall mshr miss latency -system.l2cache.overall_avg_mshr_miss_latency::cpu.data 88029.197080 # average overall mshr miss latency -system.l2cache.overall_avg_mshr_miss_latency::total 84789.340102 # average overall mshr miss latency -system.membus.snoop_filter.tot_requests 394 # Total number of requests made to the snoop filter. -system.membus.snoop_filter.hit_single_requests 0 # Number of requests hitting in the snoop filter with a single holder of the requested data. -system.membus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. -system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. -system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. -system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. -system.membus.pwrStateResidencyTicks::UNDEFINED 56511000 # Cumulative time (in ticks) in various power states -system.membus.trans_dist::ReadResp 312 # Transaction distribution -system.membus.trans_dist::ReadExReq 82 # Transaction distribution -system.membus.trans_dist::ReadExResp 82 # Transaction distribution -system.membus.trans_dist::ReadSharedReq 312 # Transaction distribution -system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port 788 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 788 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port 25216 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 25216 # Cumulative packet size per connected master and slave (bytes) -system.membus.snoops 0 # Total snoops (count) -system.membus.snoopTraffic 0 # Total snoop traffic (bytes) -system.membus.snoop_fanout::samples 394 # Request fanout histogram -system.membus.snoop_fanout::mean 0 # Request fanout histogram -system.membus.snoop_fanout::stdev 0 # Request fanout histogram -system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 394 100.00% 100.00% # Request fanout histogram -system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram -system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram -system.membus.snoop_fanout::min_value 0 # Request fanout histogram -system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 394 # Request fanout histogram -system.membus.reqLayer0.occupancy 394000 # Layer occupancy (ticks) -system.membus.reqLayer0.utilization 0.7 # Layer utilization (%) -system.membus.respLayer0.occupancy 2102500 # Layer occupancy (ticks) -system.membus.respLayer0.utilization 3.7 # Layer utilization (%) +sim_seconds 0.000057 +sim_ticks 56511000 +final_tick 56511000 +sim_freq 1000000000000 +host_inst_rate 336003 +host_op_rate 335612 +host_tick_rate 3415114336 +host_mem_usage 648892 +host_seconds 0.02 +sim_insts 5548 +sim_ops 5548 +system.clk_domain.voltage_domain.voltage 1 +system.clk_domain.clock 1000 +system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 56511000 +system.mem_ctrl.bytes_read::cpu.inst 16448 +system.mem_ctrl.bytes_read::cpu.data 8768 +system.mem_ctrl.bytes_read::total 25216 +system.mem_ctrl.bytes_inst_read::cpu.inst 16448 +system.mem_ctrl.bytes_inst_read::total 16448 +system.mem_ctrl.num_reads::cpu.inst 257 +system.mem_ctrl.num_reads::cpu.data 137 +system.mem_ctrl.num_reads::total 394 +system.mem_ctrl.bw_read::cpu.inst 291058378 +system.mem_ctrl.bw_read::cpu.data 155155633 +system.mem_ctrl.bw_read::total 446214011 +system.mem_ctrl.bw_inst_read::cpu.inst 291058378 +system.mem_ctrl.bw_inst_read::total 291058378 +system.mem_ctrl.bw_total::cpu.inst 291058378 +system.mem_ctrl.bw_total::cpu.data 155155633 +system.mem_ctrl.bw_total::total 446214011 +system.mem_ctrl.readReqs 394 +system.mem_ctrl.writeReqs 0 +system.mem_ctrl.readBursts 394 +system.mem_ctrl.writeBursts 0 +system.mem_ctrl.bytesReadDRAM 25216 +system.mem_ctrl.bytesReadWrQ 0 +system.mem_ctrl.bytesWritten 0 +system.mem_ctrl.bytesReadSys 25216 +system.mem_ctrl.bytesWrittenSys 0 +system.mem_ctrl.servicedByWrQ 0 +system.mem_ctrl.mergedWrBursts 0 +system.mem_ctrl.neitherReadNorWriteReqs 0 +system.mem_ctrl.perBankRdBursts::0 21 +system.mem_ctrl.perBankRdBursts::1 7 +system.mem_ctrl.perBankRdBursts::2 1 +system.mem_ctrl.perBankRdBursts::3 7 +system.mem_ctrl.perBankRdBursts::4 0 +system.mem_ctrl.perBankRdBursts::5 69 +system.mem_ctrl.perBankRdBursts::6 79 +system.mem_ctrl.perBankRdBursts::7 62 +system.mem_ctrl.perBankRdBursts::8 32 +system.mem_ctrl.perBankRdBursts::9 17 +system.mem_ctrl.perBankRdBursts::10 9 +system.mem_ctrl.perBankRdBursts::11 47 +system.mem_ctrl.perBankRdBursts::12 10 +system.mem_ctrl.perBankRdBursts::13 21 +system.mem_ctrl.perBankRdBursts::14 5 +system.mem_ctrl.perBankRdBursts::15 7 +system.mem_ctrl.perBankWrBursts::0 0 +system.mem_ctrl.perBankWrBursts::1 0 +system.mem_ctrl.perBankWrBursts::2 0 +system.mem_ctrl.perBankWrBursts::3 0 +system.mem_ctrl.perBankWrBursts::4 0 +system.mem_ctrl.perBankWrBursts::5 0 +system.mem_ctrl.perBankWrBursts::6 0 +system.mem_ctrl.perBankWrBursts::7 0 +system.mem_ctrl.perBankWrBursts::8 0 +system.mem_ctrl.perBankWrBursts::9 0 +system.mem_ctrl.perBankWrBursts::10 0 +system.mem_ctrl.perBankWrBursts::11 0 +system.mem_ctrl.perBankWrBursts::12 0 +system.mem_ctrl.perBankWrBursts::13 0 +system.mem_ctrl.perBankWrBursts::14 0 +system.mem_ctrl.perBankWrBursts::15 0 +system.mem_ctrl.numRdRetry 0 +system.mem_ctrl.numWrRetry 0 +system.mem_ctrl.totGap 56394000 +system.mem_ctrl.readPktSize::0 0 +system.mem_ctrl.readPktSize::1 0 +system.mem_ctrl.readPktSize::2 0 +system.mem_ctrl.readPktSize::3 0 +system.mem_ctrl.readPktSize::4 0 +system.mem_ctrl.readPktSize::5 0 +system.mem_ctrl.readPktSize::6 394 +system.mem_ctrl.writePktSize::0 0 +system.mem_ctrl.writePktSize::1 0 +system.mem_ctrl.writePktSize::2 0 +system.mem_ctrl.writePktSize::3 0 +system.mem_ctrl.writePktSize::4 0 +system.mem_ctrl.writePktSize::5 0 +system.mem_ctrl.writePktSize::6 0 +system.mem_ctrl.rdQLenPdf::0 394 +system.mem_ctrl.rdQLenPdf::1 0 +system.mem_ctrl.rdQLenPdf::2 0 +system.mem_ctrl.rdQLenPdf::3 0 +system.mem_ctrl.rdQLenPdf::4 0 +system.mem_ctrl.rdQLenPdf::5 0 +system.mem_ctrl.rdQLenPdf::6 0 +system.mem_ctrl.rdQLenPdf::7 0 +system.mem_ctrl.rdQLenPdf::8 0 +system.mem_ctrl.rdQLenPdf::9 0 +system.mem_ctrl.rdQLenPdf::10 0 +system.mem_ctrl.rdQLenPdf::11 0 +system.mem_ctrl.rdQLenPdf::12 0 +system.mem_ctrl.rdQLenPdf::13 0 +system.mem_ctrl.rdQLenPdf::14 0 +system.mem_ctrl.rdQLenPdf::15 0 +system.mem_ctrl.rdQLenPdf::16 0 +system.mem_ctrl.rdQLenPdf::17 0 +system.mem_ctrl.rdQLenPdf::18 0 +system.mem_ctrl.rdQLenPdf::19 0 +system.mem_ctrl.rdQLenPdf::20 0 +system.mem_ctrl.rdQLenPdf::21 0 +system.mem_ctrl.rdQLenPdf::22 0 +system.mem_ctrl.rdQLenPdf::23 0 +system.mem_ctrl.rdQLenPdf::24 0 +system.mem_ctrl.rdQLenPdf::25 0 +system.mem_ctrl.rdQLenPdf::26 0 +system.mem_ctrl.rdQLenPdf::27 0 +system.mem_ctrl.rdQLenPdf::28 0 +system.mem_ctrl.rdQLenPdf::29 0 +system.mem_ctrl.rdQLenPdf::30 0 +system.mem_ctrl.rdQLenPdf::31 0 +system.mem_ctrl.wrQLenPdf::0 0 +system.mem_ctrl.wrQLenPdf::1 0 +system.mem_ctrl.wrQLenPdf::2 0 +system.mem_ctrl.wrQLenPdf::3 0 +system.mem_ctrl.wrQLenPdf::4 0 +system.mem_ctrl.wrQLenPdf::5 0 +system.mem_ctrl.wrQLenPdf::6 0 +system.mem_ctrl.wrQLenPdf::7 0 +system.mem_ctrl.wrQLenPdf::8 0 +system.mem_ctrl.wrQLenPdf::9 0 +system.mem_ctrl.wrQLenPdf::10 0 +system.mem_ctrl.wrQLenPdf::11 0 +system.mem_ctrl.wrQLenPdf::12 0 +system.mem_ctrl.wrQLenPdf::13 0 +system.mem_ctrl.wrQLenPdf::14 0 +system.mem_ctrl.wrQLenPdf::15 0 +system.mem_ctrl.wrQLenPdf::16 0 +system.mem_ctrl.wrQLenPdf::17 0 +system.mem_ctrl.wrQLenPdf::18 0 +system.mem_ctrl.wrQLenPdf::19 0 +system.mem_ctrl.wrQLenPdf::20 0 +system.mem_ctrl.wrQLenPdf::21 0 +system.mem_ctrl.wrQLenPdf::22 0 +system.mem_ctrl.wrQLenPdf::23 0 +system.mem_ctrl.wrQLenPdf::24 0 +system.mem_ctrl.wrQLenPdf::25 0 +system.mem_ctrl.wrQLenPdf::26 0 +system.mem_ctrl.wrQLenPdf::27 0 +system.mem_ctrl.wrQLenPdf::28 0 +system.mem_ctrl.wrQLenPdf::29 0 +system.mem_ctrl.wrQLenPdf::30 0 +system.mem_ctrl.wrQLenPdf::31 0 +system.mem_ctrl.wrQLenPdf::32 0 +system.mem_ctrl.wrQLenPdf::33 0 +system.mem_ctrl.wrQLenPdf::34 0 +system.mem_ctrl.wrQLenPdf::35 0 +system.mem_ctrl.wrQLenPdf::36 0 +system.mem_ctrl.wrQLenPdf::37 0 +system.mem_ctrl.wrQLenPdf::38 0 +system.mem_ctrl.wrQLenPdf::39 0 +system.mem_ctrl.wrQLenPdf::40 0 +system.mem_ctrl.wrQLenPdf::41 0 +system.mem_ctrl.wrQLenPdf::42 0 +system.mem_ctrl.wrQLenPdf::43 0 +system.mem_ctrl.wrQLenPdf::44 0 +system.mem_ctrl.wrQLenPdf::45 0 +system.mem_ctrl.wrQLenPdf::46 0 +system.mem_ctrl.wrQLenPdf::47 0 +system.mem_ctrl.wrQLenPdf::48 0 +system.mem_ctrl.wrQLenPdf::49 0 +system.mem_ctrl.wrQLenPdf::50 0 +system.mem_ctrl.wrQLenPdf::51 0 +system.mem_ctrl.wrQLenPdf::52 0 +system.mem_ctrl.wrQLenPdf::53 0 +system.mem_ctrl.wrQLenPdf::54 0 +system.mem_ctrl.wrQLenPdf::55 0 +system.mem_ctrl.wrQLenPdf::56 0 +system.mem_ctrl.wrQLenPdf::57 0 +system.mem_ctrl.wrQLenPdf::58 0 +system.mem_ctrl.wrQLenPdf::59 0 +system.mem_ctrl.wrQLenPdf::60 0 +system.mem_ctrl.wrQLenPdf::61 0 +system.mem_ctrl.wrQLenPdf::62 0 +system.mem_ctrl.wrQLenPdf::63 0 +system.mem_ctrl.bytesPerActivate::samples 98 +system.mem_ctrl.bytesPerActivate::mean 248.816327 +system.mem_ctrl.bytesPerActivate::gmean 183.748429 +system.mem_ctrl.bytesPerActivate::stdev 196.431638 +system.mem_ctrl.bytesPerActivate::0-127 26 26.53% 26.53% +system.mem_ctrl.bytesPerActivate::128-255 31 31.63% 58.16% +system.mem_ctrl.bytesPerActivate::256-383 15 15.31% 73.47% +system.mem_ctrl.bytesPerActivate::384-511 13 13.27% 86.73% +system.mem_ctrl.bytesPerActivate::512-639 9 9.18% 95.92% +system.mem_ctrl.bytesPerActivate::640-767 2 2.04% 97.96% +system.mem_ctrl.bytesPerActivate::896-1023 1 1.02% 98.98% +system.mem_ctrl.bytesPerActivate::1024-1151 1 1.02% 100.00% +system.mem_ctrl.bytesPerActivate::total 98 +system.mem_ctrl.totQLat 5793000 +system.mem_ctrl.totMemAccLat 13180500 +system.mem_ctrl.totBusLat 1970000 +system.mem_ctrl.avgQLat 14703.05 +system.mem_ctrl.avgBusLat 5000.00 +system.mem_ctrl.avgMemAccLat 33453.05 +system.mem_ctrl.avgRdBW 446.21 +system.mem_ctrl.avgWrBW 0.00 +system.mem_ctrl.avgRdBWSys 446.21 +system.mem_ctrl.avgWrBWSys 0.00 +system.mem_ctrl.peakBW 12800.00 +system.mem_ctrl.busUtil 3.49 +system.mem_ctrl.busUtilRead 3.49 +system.mem_ctrl.busUtilWrite 0.00 +system.mem_ctrl.avgRdQLen 1.00 +system.mem_ctrl.avgWrQLen 0.00 +system.mem_ctrl.readRowHits 292 +system.mem_ctrl.writeRowHits 0 +system.mem_ctrl.readRowHitRate 74.11 +system.mem_ctrl.writeRowHitRate nan +system.mem_ctrl.avgGap 143131.98 +system.mem_ctrl.pageHitRate 74.11 +system.mem_ctrl_0.actEnergy 421260 +system.mem_ctrl_0.preEnergy 216315 +system.mem_ctrl_0.readEnergy 1756440 +system.mem_ctrl_0.writeEnergy 0 +system.mem_ctrl_0.refreshEnergy 4302480.000000 +system.mem_ctrl_0.actBackEnergy 4075500 +system.mem_ctrl_0.preBackEnergy 122880 +system.mem_ctrl_0.actPowerDownEnergy 21123630 +system.mem_ctrl_0.prePowerDownEnergy 357120 +system.mem_ctrl_0.selfRefreshEnergy 0 +system.mem_ctrl_0.totalEnergy 32375625 +system.mem_ctrl_0.averagePower 572.905837 +system.mem_ctrl_0.totalIdleTime 47002000 +system.mem_ctrl_0.memoryStateTime::IDLE 71000 +system.mem_ctrl_0.memoryStateTime::REF 1820000 +system.mem_ctrl_0.memoryStateTime::SREF 0 +system.mem_ctrl_0.memoryStateTime::PRE_PDN 929250 +system.mem_ctrl_0.memoryStateTime::ACT 7357750 +system.mem_ctrl_0.memoryStateTime::ACT_PDN 46333000 +system.mem_ctrl_1.actEnergy 307020 +system.mem_ctrl_1.preEnergy 155595 +system.mem_ctrl_1.readEnergy 1056720 +system.mem_ctrl_1.writeEnergy 0 +system.mem_ctrl_1.refreshEnergy 4302480.000000 +system.mem_ctrl_1.actBackEnergy 2785590 +system.mem_ctrl_1.preBackEnergy 293760 +system.mem_ctrl_1.actPowerDownEnergy 20523420 +system.mem_ctrl_1.prePowerDownEnergy 1777920 +system.mem_ctrl_1.selfRefreshEnergy 0 +system.mem_ctrl_1.totalEnergy 31202505 +system.mem_ctrl_1.averagePower 552.146785 +system.mem_ctrl_1.totalIdleTime 49582750 +system.mem_ctrl_1.memoryStateTime::IDLE 557000 +system.mem_ctrl_1.memoryStateTime::REF 1820000 +system.mem_ctrl_1.memoryStateTime::SREF 0 +system.mem_ctrl_1.memoryStateTime::PRE_PDN 4629500 +system.mem_ctrl_1.memoryStateTime::ACT 4495750 +system.mem_ctrl_1.memoryStateTime::ACT_PDN 45008750 +system.pwrStateResidencyTicks::UNDEFINED 56511000 +system.cpu.workload.numSyscalls 11 +system.cpu.pwrStateResidencyTicks::ON 56511000 +system.cpu.numCycles 56511 +system.cpu.numWorkItemsStarted 0 +system.cpu.numWorkItemsCompleted 0 +system.cpu.committedInsts 5548 +system.cpu.committedOps 5548 +system.cpu.num_int_alu_accesses 4660 +system.cpu.num_fp_alu_accesses 0 +system.cpu.num_func_calls 146 +system.cpu.num_conditional_control_insts 835 +system.cpu.num_int_insts 4660 +system.cpu.num_fp_insts 0 +system.cpu.num_int_register_reads 10977 +system.cpu.num_int_register_writes 5062 +system.cpu.num_fp_register_reads 0 +system.cpu.num_fp_register_writes 0 +system.cpu.num_mem_refs 1404 +system.cpu.num_load_insts 726 +system.cpu.num_store_insts 678 +system.cpu.num_idle_cycles 0 +system.cpu.num_busy_cycles 56511 +system.cpu.not_idle_fraction 1 +system.cpu.idle_fraction 0 +system.cpu.Branches 1187 +system.cpu.op_class::No_OpClass 173 3.09% 3.09% +system.cpu.op_class::IntAlu 4014 71.79% 74.89% +system.cpu.op_class::IntMult 0 0.00% 74.89% +system.cpu.op_class::IntDiv 0 0.00% 74.89% +system.cpu.op_class::FloatAdd 0 0.00% 74.89% +system.cpu.op_class::FloatCmp 0 0.00% 74.89% +system.cpu.op_class::FloatCvt 0 0.00% 74.89% +system.cpu.op_class::FloatMult 0 0.00% 74.89% +system.cpu.op_class::FloatMultAcc 0 0.00% 74.89% +system.cpu.op_class::FloatDiv 0 0.00% 74.89% +system.cpu.op_class::FloatMisc 0 0.00% 74.89% +system.cpu.op_class::FloatSqrt 0 0.00% 74.89% +system.cpu.op_class::SimdAdd 0 0.00% 74.89% +system.cpu.op_class::SimdAddAcc 0 0.00% 74.89% +system.cpu.op_class::SimdAlu 0 0.00% 74.89% +system.cpu.op_class::SimdCmp 0 0.00% 74.89% +system.cpu.op_class::SimdCvt 0 0.00% 74.89% +system.cpu.op_class::SimdMisc 0 0.00% 74.89% +system.cpu.op_class::SimdMult 0 0.00% 74.89% +system.cpu.op_class::SimdMultAcc 0 0.00% 74.89% +system.cpu.op_class::SimdShift 0 0.00% 74.89% +system.cpu.op_class::SimdShiftAcc 0 0.00% 74.89% +system.cpu.op_class::SimdSqrt 0 0.00% 74.89% +system.cpu.op_class::SimdFloatAdd 0 0.00% 74.89% +system.cpu.op_class::SimdFloatAlu 0 0.00% 74.89% +system.cpu.op_class::SimdFloatCmp 0 0.00% 74.89% +system.cpu.op_class::SimdFloatCvt 0 0.00% 74.89% +system.cpu.op_class::SimdFloatDiv 0 0.00% 74.89% +system.cpu.op_class::SimdFloatMisc 0 0.00% 74.89% +system.cpu.op_class::SimdFloatMult 0 0.00% 74.89% +system.cpu.op_class::SimdFloatMultAcc 0 0.00% 74.89% +system.cpu.op_class::SimdFloatSqrt 0 0.00% 74.89% +system.cpu.op_class::MemRead 726 12.99% 87.87% +system.cpu.op_class::MemWrite 678 12.13% 100.00% +system.cpu.op_class::FloatMemRead 0 0.00% 100.00% +system.cpu.op_class::FloatMemWrite 0 0.00% 100.00% +system.cpu.op_class::IprAccess 0 0.00% 100.00% +system.cpu.op_class::InstPrefetch 0 0.00% 100.00% +system.cpu.op_class::total 5591 +system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 56511000 +system.cpu.dcache.tags.replacements 0 +system.cpu.dcache.tags.tagsinuse 83.847801 +system.cpu.dcache.tags.total_refs 1253 +system.cpu.dcache.tags.sampled_refs 138 +system.cpu.dcache.tags.avg_refs 9.079710 +system.cpu.dcache.tags.warmup_cycle 0 +system.cpu.dcache.tags.occ_blocks::cpu.data 83.847801 +system.cpu.dcache.tags.occ_percent::cpu.data 0.081883 +system.cpu.dcache.tags.occ_percent::total 0.081883 +system.cpu.dcache.tags.occ_task_id_blocks::1024 138 +system.cpu.dcache.tags.age_task_id_blocks_1024::0 10 +system.cpu.dcache.tags.age_task_id_blocks_1024::1 128 +system.cpu.dcache.tags.occ_task_id_percent::1024 0.134766 +system.cpu.dcache.tags.tag_accesses 2920 +system.cpu.dcache.tags.data_accesses 2920 +system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 56511000 +system.cpu.dcache.ReadReq_hits::cpu.data 662 +system.cpu.dcache.ReadReq_hits::total 662 +system.cpu.dcache.WriteReq_hits::cpu.data 591 +system.cpu.dcache.WriteReq_hits::total 591 +system.cpu.dcache.demand_hits::cpu.data 1253 +system.cpu.dcache.demand_hits::total 1253 +system.cpu.dcache.overall_hits::cpu.data 1253 +system.cpu.dcache.overall_hits::total 1253 +system.cpu.dcache.ReadReq_misses::cpu.data 56 +system.cpu.dcache.ReadReq_misses::total 56 +system.cpu.dcache.WriteReq_misses::cpu.data 82 +system.cpu.dcache.WriteReq_misses::total 82 +system.cpu.dcache.demand_misses::cpu.data 138 +system.cpu.dcache.demand_misses::total 138 +system.cpu.dcache.overall_misses::cpu.data 138 +system.cpu.dcache.overall_misses::total 138 +system.cpu.dcache.ReadReq_miss_latency::cpu.data 6576000 +system.cpu.dcache.ReadReq_miss_latency::total 6576000 +system.cpu.dcache.WriteReq_miss_latency::cpu.data 8937000 +system.cpu.dcache.WriteReq_miss_latency::total 8937000 +system.cpu.dcache.demand_miss_latency::cpu.data 15513000 +system.cpu.dcache.demand_miss_latency::total 15513000 +system.cpu.dcache.overall_miss_latency::cpu.data 15513000 +system.cpu.dcache.overall_miss_latency::total 15513000 +system.cpu.dcache.ReadReq_accesses::cpu.data 718 +system.cpu.dcache.ReadReq_accesses::total 718 +system.cpu.dcache.WriteReq_accesses::cpu.data 673 +system.cpu.dcache.WriteReq_accesses::total 673 +system.cpu.dcache.demand_accesses::cpu.data 1391 +system.cpu.dcache.demand_accesses::total 1391 +system.cpu.dcache.overall_accesses::cpu.data 1391 +system.cpu.dcache.overall_accesses::total 1391 +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.077994 +system.cpu.dcache.ReadReq_miss_rate::total 0.077994 +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.121842 +system.cpu.dcache.WriteReq_miss_rate::total 0.121842 +system.cpu.dcache.demand_miss_rate::cpu.data 0.099209 +system.cpu.dcache.demand_miss_rate::total 0.099209 +system.cpu.dcache.overall_miss_rate::cpu.data 0.099209 +system.cpu.dcache.overall_miss_rate::total 0.099209 +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 117428.571429 +system.cpu.dcache.ReadReq_avg_miss_latency::total 117428.571429 +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 108987.804878 +system.cpu.dcache.WriteReq_avg_miss_latency::total 108987.804878 +system.cpu.dcache.demand_avg_miss_latency::cpu.data 112413.043478 +system.cpu.dcache.demand_avg_miss_latency::total 112413.043478 +system.cpu.dcache.overall_avg_miss_latency::cpu.data 112413.043478 +system.cpu.dcache.overall_avg_miss_latency::total 112413.043478 +system.cpu.dcache.blocked_cycles::no_mshrs 0 +system.cpu.dcache.blocked_cycles::no_targets 0 +system.cpu.dcache.blocked::no_mshrs 0 +system.cpu.dcache.blocked::no_targets 0 +system.cpu.dcache.avg_blocked_cycles::no_mshrs nan +system.cpu.dcache.avg_blocked_cycles::no_targets nan +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 56 +system.cpu.dcache.ReadReq_mshr_misses::total 56 +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 82 +system.cpu.dcache.WriteReq_mshr_misses::total 82 +system.cpu.dcache.demand_mshr_misses::cpu.data 138 +system.cpu.dcache.demand_mshr_misses::total 138 +system.cpu.dcache.overall_mshr_misses::cpu.data 138 +system.cpu.dcache.overall_mshr_misses::total 138 +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 6464000 +system.cpu.dcache.ReadReq_mshr_miss_latency::total 6464000 +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8773000 +system.cpu.dcache.WriteReq_mshr_miss_latency::total 8773000 +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 15237000 +system.cpu.dcache.demand_mshr_miss_latency::total 15237000 +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 15237000 +system.cpu.dcache.overall_mshr_miss_latency::total 15237000 +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.077994 +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.077994 +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.121842 +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.121842 +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.099209 +system.cpu.dcache.demand_mshr_miss_rate::total 0.099209 +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.099209 +system.cpu.dcache.overall_mshr_miss_rate::total 0.099209 +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 115428.571429 +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 115428.571429 +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 106987.804878 +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 106987.804878 +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 110413.043478 +system.cpu.dcache.demand_avg_mshr_miss_latency::total 110413.043478 +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 110413.043478 +system.cpu.dcache.overall_avg_mshr_miss_latency::total 110413.043478 +system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 56511000 +system.cpu.icache.tags.replacements 71 +system.cpu.icache.tags.tagsinuse 98.324434 +system.cpu.icache.tags.total_refs 5333 +system.cpu.icache.tags.sampled_refs 259 +system.cpu.icache.tags.avg_refs 20.590734 +system.cpu.icache.tags.warmup_cycle 0 +system.cpu.icache.tags.occ_blocks::cpu.inst 98.324434 +system.cpu.icache.tags.occ_percent::cpu.inst 0.384080 +system.cpu.icache.tags.occ_percent::total 0.384080 +system.cpu.icache.tags.occ_task_id_blocks::1024 188 +system.cpu.icache.tags.age_task_id_blocks_1024::0 54 +system.cpu.icache.tags.age_task_id_blocks_1024::1 134 +system.cpu.icache.tags.occ_task_id_percent::1024 0.734375 +system.cpu.icache.tags.tag_accesses 11443 +system.cpu.icache.tags.data_accesses 11443 +system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 56511000 +system.cpu.icache.ReadReq_hits::cpu.inst 5333 +system.cpu.icache.ReadReq_hits::total 5333 +system.cpu.icache.demand_hits::cpu.inst 5333 +system.cpu.icache.demand_hits::total 5333 +system.cpu.icache.overall_hits::cpu.inst 5333 +system.cpu.icache.overall_hits::total 5333 +system.cpu.icache.ReadReq_misses::cpu.inst 259 +system.cpu.icache.ReadReq_misses::total 259 +system.cpu.icache.demand_misses::cpu.inst 259 +system.cpu.icache.demand_misses::total 259 +system.cpu.icache.overall_misses::cpu.inst 259 +system.cpu.icache.overall_misses::total 259 +system.cpu.icache.ReadReq_miss_latency::cpu.inst 27828000 +system.cpu.icache.ReadReq_miss_latency::total 27828000 +system.cpu.icache.demand_miss_latency::cpu.inst 27828000 +system.cpu.icache.demand_miss_latency::total 27828000 +system.cpu.icache.overall_miss_latency::cpu.inst 27828000 +system.cpu.icache.overall_miss_latency::total 27828000 +system.cpu.icache.ReadReq_accesses::cpu.inst 5592 +system.cpu.icache.ReadReq_accesses::total 5592 +system.cpu.icache.demand_accesses::cpu.inst 5592 +system.cpu.icache.demand_accesses::total 5592 +system.cpu.icache.overall_accesses::cpu.inst 5592 +system.cpu.icache.overall_accesses::total 5592 +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.046316 +system.cpu.icache.ReadReq_miss_rate::total 0.046316 +system.cpu.icache.demand_miss_rate::cpu.inst 0.046316 +system.cpu.icache.demand_miss_rate::total 0.046316 +system.cpu.icache.overall_miss_rate::cpu.inst 0.046316 +system.cpu.icache.overall_miss_rate::total 0.046316 +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 107444.015444 +system.cpu.icache.ReadReq_avg_miss_latency::total 107444.015444 +system.cpu.icache.demand_avg_miss_latency::cpu.inst 107444.015444 +system.cpu.icache.demand_avg_miss_latency::total 107444.015444 +system.cpu.icache.overall_avg_miss_latency::cpu.inst 107444.015444 +system.cpu.icache.overall_avg_miss_latency::total 107444.015444 +system.cpu.icache.blocked_cycles::no_mshrs 0 +system.cpu.icache.blocked_cycles::no_targets 0 +system.cpu.icache.blocked::no_mshrs 0 +system.cpu.icache.blocked::no_targets 0 +system.cpu.icache.avg_blocked_cycles::no_mshrs nan +system.cpu.icache.avg_blocked_cycles::no_targets nan +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 259 +system.cpu.icache.ReadReq_mshr_misses::total 259 +system.cpu.icache.demand_mshr_misses::cpu.inst 259 +system.cpu.icache.demand_mshr_misses::total 259 +system.cpu.icache.overall_mshr_misses::cpu.inst 259 +system.cpu.icache.overall_mshr_misses::total 259 +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 27310000 +system.cpu.icache.ReadReq_mshr_miss_latency::total 27310000 +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 27310000 +system.cpu.icache.demand_mshr_miss_latency::total 27310000 +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 27310000 +system.cpu.icache.overall_mshr_miss_latency::total 27310000 +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.046316 +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.046316 +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.046316 +system.cpu.icache.demand_mshr_miss_rate::total 0.046316 +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.046316 +system.cpu.icache.overall_mshr_miss_rate::total 0.046316 +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 105444.015444 +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 105444.015444 +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 105444.015444 +system.cpu.icache.demand_avg_mshr_miss_latency::total 105444.015444 +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 105444.015444 +system.cpu.icache.overall_avg_mshr_miss_latency::total 105444.015444 +system.l2bus.snoop_filter.tot_requests 468 +system.l2bus.snoop_filter.hit_single_requests 73 +system.l2bus.snoop_filter.hit_multi_requests 1 +system.l2bus.snoop_filter.tot_snoops 0 +system.l2bus.snoop_filter.hit_single_snoops 0 +system.l2bus.snoop_filter.hit_multi_snoops 0 +system.l2bus.pwrStateResidencyTicks::UNDEFINED 56511000 +system.l2bus.trans_dist::ReadResp 315 +system.l2bus.trans_dist::CleanEvict 71 +system.l2bus.trans_dist::ReadExReq 82 +system.l2bus.trans_dist::ReadExResp 82 +system.l2bus.trans_dist::ReadSharedReq 315 +system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side 589 +system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side 276 +system.l2bus.pkt_count::total 865 +system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side 16576 +system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side 8832 +system.l2bus.pkt_size::total 25408 +system.l2bus.snoops 0 +system.l2bus.snoopTraffic 0 +system.l2bus.snoop_fanout::samples 397 +system.l2bus.snoop_fanout::mean 0.007557 +system.l2bus.snoop_fanout::stdev 0.086709 +system.l2bus.snoop_fanout::underflows 0 0.00% 0.00% +system.l2bus.snoop_fanout::0 394 99.24% 99.24% +system.l2bus.snoop_fanout::1 3 0.76% 100.00% +system.l2bus.snoop_fanout::2 0 0.00% 100.00% +system.l2bus.snoop_fanout::overflows 0 0.00% 100.00% +system.l2bus.snoop_fanout::min_value 0 +system.l2bus.snoop_fanout::max_value 1 +system.l2bus.snoop_fanout::total 397 +system.l2bus.reqLayer0.occupancy 468000 +system.l2bus.reqLayer0.utilization 0.8 +system.l2bus.respLayer0.occupancy 777000 +system.l2bus.respLayer0.utilization 1.4 +system.l2bus.respLayer1.occupancy 414000 +system.l2bus.respLayer1.utilization 0.7 +system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 56511000 +system.l2cache.tags.replacements 0 +system.l2cache.tags.tagsinuse 201.052259 +system.l2cache.tags.total_refs 73 +system.l2cache.tags.sampled_refs 394 +system.l2cache.tags.avg_refs 0.185279 +system.l2cache.tags.warmup_cycle 0 +system.l2cache.tags.occ_blocks::cpu.inst 118.133782 +system.l2cache.tags.occ_blocks::cpu.data 82.918477 +system.l2cache.tags.occ_percent::cpu.inst 0.028841 +system.l2cache.tags.occ_percent::cpu.data 0.020244 +system.l2cache.tags.occ_percent::total 0.049085 +system.l2cache.tags.occ_task_id_blocks::1024 394 +system.l2cache.tags.age_task_id_blocks_1024::0 62 +system.l2cache.tags.age_task_id_blocks_1024::1 332 +system.l2cache.tags.occ_task_id_percent::1024 0.096191 +system.l2cache.tags.tag_accesses 4130 +system.l2cache.tags.data_accesses 4130 +system.l2cache.pwrStateResidencyTicks::UNDEFINED 56511000 +system.l2cache.ReadSharedReq_hits::cpu.inst 2 +system.l2cache.ReadSharedReq_hits::cpu.data 1 +system.l2cache.ReadSharedReq_hits::total 3 +system.l2cache.demand_hits::cpu.inst 2 +system.l2cache.demand_hits::cpu.data 1 +system.l2cache.demand_hits::total 3 +system.l2cache.overall_hits::cpu.inst 2 +system.l2cache.overall_hits::cpu.data 1 +system.l2cache.overall_hits::total 3 +system.l2cache.ReadExReq_misses::cpu.data 82 +system.l2cache.ReadExReq_misses::total 82 +system.l2cache.ReadSharedReq_misses::cpu.inst 257 +system.l2cache.ReadSharedReq_misses::cpu.data 55 +system.l2cache.ReadSharedReq_misses::total 312 +system.l2cache.demand_misses::cpu.inst 257 +system.l2cache.demand_misses::cpu.data 137 +system.l2cache.demand_misses::total 394 +system.l2cache.overall_misses::cpu.inst 257 +system.l2cache.overall_misses::cpu.data 137 +system.l2cache.overall_misses::total 394 +system.l2cache.ReadExReq_miss_latency::cpu.data 8527000 +system.l2cache.ReadExReq_miss_latency::total 8527000 +system.l2cache.ReadSharedReq_miss_latency::cpu.inst 26487000 +system.l2cache.ReadSharedReq_miss_latency::cpu.data 6273000 +system.l2cache.ReadSharedReq_miss_latency::total 32760000 +system.l2cache.demand_miss_latency::cpu.inst 26487000 +system.l2cache.demand_miss_latency::cpu.data 14800000 +system.l2cache.demand_miss_latency::total 41287000 +system.l2cache.overall_miss_latency::cpu.inst 26487000 +system.l2cache.overall_miss_latency::cpu.data 14800000 +system.l2cache.overall_miss_latency::total 41287000 +system.l2cache.ReadExReq_accesses::cpu.data 82 +system.l2cache.ReadExReq_accesses::total 82 +system.l2cache.ReadSharedReq_accesses::cpu.inst 259 +system.l2cache.ReadSharedReq_accesses::cpu.data 56 +system.l2cache.ReadSharedReq_accesses::total 315 +system.l2cache.demand_accesses::cpu.inst 259 +system.l2cache.demand_accesses::cpu.data 138 +system.l2cache.demand_accesses::total 397 +system.l2cache.overall_accesses::cpu.inst 259 +system.l2cache.overall_accesses::cpu.data 138 +system.l2cache.overall_accesses::total 397 +system.l2cache.ReadExReq_miss_rate::cpu.data 1 +system.l2cache.ReadExReq_miss_rate::total 1 +system.l2cache.ReadSharedReq_miss_rate::cpu.inst 0.992278 +system.l2cache.ReadSharedReq_miss_rate::cpu.data 0.982143 +system.l2cache.ReadSharedReq_miss_rate::total 0.990476 +system.l2cache.demand_miss_rate::cpu.inst 0.992278 +system.l2cache.demand_miss_rate::cpu.data 0.992754 +system.l2cache.demand_miss_rate::total 0.992443 +system.l2cache.overall_miss_rate::cpu.inst 0.992278 +system.l2cache.overall_miss_rate::cpu.data 0.992754 +system.l2cache.overall_miss_rate::total 0.992443 +system.l2cache.ReadExReq_avg_miss_latency::cpu.data 103987.804878 +system.l2cache.ReadExReq_avg_miss_latency::total 103987.804878 +system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 103062.256809 +system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 114054.545455 +system.l2cache.ReadSharedReq_avg_miss_latency::total 105000 +system.l2cache.demand_avg_miss_latency::cpu.inst 103062.256809 +system.l2cache.demand_avg_miss_latency::cpu.data 108029.197080 +system.l2cache.demand_avg_miss_latency::total 104789.340102 +system.l2cache.overall_avg_miss_latency::cpu.inst 103062.256809 +system.l2cache.overall_avg_miss_latency::cpu.data 108029.197080 +system.l2cache.overall_avg_miss_latency::total 104789.340102 +system.l2cache.blocked_cycles::no_mshrs 0 +system.l2cache.blocked_cycles::no_targets 0 +system.l2cache.blocked::no_mshrs 0 +system.l2cache.blocked::no_targets 0 +system.l2cache.avg_blocked_cycles::no_mshrs nan +system.l2cache.avg_blocked_cycles::no_targets nan +system.l2cache.ReadExReq_mshr_misses::cpu.data 82 +system.l2cache.ReadExReq_mshr_misses::total 82 +system.l2cache.ReadSharedReq_mshr_misses::cpu.inst 257 +system.l2cache.ReadSharedReq_mshr_misses::cpu.data 55 +system.l2cache.ReadSharedReq_mshr_misses::total 312 +system.l2cache.demand_mshr_misses::cpu.inst 257 +system.l2cache.demand_mshr_misses::cpu.data 137 +system.l2cache.demand_mshr_misses::total 394 +system.l2cache.overall_mshr_misses::cpu.inst 257 +system.l2cache.overall_mshr_misses::cpu.data 137 +system.l2cache.overall_mshr_misses::total 394 +system.l2cache.ReadExReq_mshr_miss_latency::cpu.data 6887000 +system.l2cache.ReadExReq_mshr_miss_latency::total 6887000 +system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst 21347000 +system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 5173000 +system.l2cache.ReadSharedReq_mshr_miss_latency::total 26520000 +system.l2cache.demand_mshr_miss_latency::cpu.inst 21347000 +system.l2cache.demand_mshr_miss_latency::cpu.data 12060000 +system.l2cache.demand_mshr_miss_latency::total 33407000 +system.l2cache.overall_mshr_miss_latency::cpu.inst 21347000 +system.l2cache.overall_mshr_miss_latency::cpu.data 12060000 +system.l2cache.overall_mshr_miss_latency::total 33407000 +system.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 +system.l2cache.ReadExReq_mshr_miss_rate::total 1 +system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst 0.992278 +system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.982143 +system.l2cache.ReadSharedReq_mshr_miss_rate::total 0.990476 +system.l2cache.demand_mshr_miss_rate::cpu.inst 0.992278 +system.l2cache.demand_mshr_miss_rate::cpu.data 0.992754 +system.l2cache.demand_mshr_miss_rate::total 0.992443 +system.l2cache.overall_mshr_miss_rate::cpu.inst 0.992278 +system.l2cache.overall_mshr_miss_rate::cpu.data 0.992754 +system.l2cache.overall_mshr_miss_rate::total 0.992443 +system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 83987.804878 +system.l2cache.ReadExReq_avg_mshr_miss_latency::total 83987.804878 +system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 83062.256809 +system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 94054.545455 +system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 85000 +system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 83062.256809 +system.l2cache.demand_avg_mshr_miss_latency::cpu.data 88029.197080 +system.l2cache.demand_avg_mshr_miss_latency::total 84789.340102 +system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 83062.256809 +system.l2cache.overall_avg_mshr_miss_latency::cpu.data 88029.197080 +system.l2cache.overall_avg_mshr_miss_latency::total 84789.340102 +system.membus.snoop_filter.tot_requests 394 +system.membus.snoop_filter.hit_single_requests 0 +system.membus.snoop_filter.hit_multi_requests 0 +system.membus.snoop_filter.tot_snoops 0 +system.membus.snoop_filter.hit_single_snoops 0 +system.membus.snoop_filter.hit_multi_snoops 0 +system.membus.pwrStateResidencyTicks::UNDEFINED 56511000 +system.membus.trans_dist::ReadResp 312 +system.membus.trans_dist::ReadExReq 82 +system.membus.trans_dist::ReadExResp 82 +system.membus.trans_dist::ReadSharedReq 312 +system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port 788 +system.membus.pkt_count::total 788 +system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port 25216 +system.membus.pkt_size::total 25216 +system.membus.snoops 0 +system.membus.snoopTraffic 0 +system.membus.snoop_fanout::samples 394 +system.membus.snoop_fanout::mean 0 +system.membus.snoop_fanout::stdev 0 +system.membus.snoop_fanout::underflows 0 0.00% 0.00% +system.membus.snoop_fanout::0 394 100.00% 100.00% +system.membus.snoop_fanout::1 0 0.00% 100.00% +system.membus.snoop_fanout::overflows 0 0.00% 100.00% +system.membus.snoop_fanout::min_value 0 +system.membus.snoop_fanout::max_value 0 +system.membus.snoop_fanout::total 394 +system.membus.reqLayer0.occupancy 394000 +system.membus.reqLayer0.utilization 0.7 +system.membus.respLayer0.occupancy 2102500 +system.membus.respLayer0.utilization 3.7 ---------- End Simulation Statistics ---------- |