Age | Commit message (Collapse) | Author |
|
--HG--
extra : convert_revision : 31724d19ebdf2cdc2a2bafff83d17845b3a0b183
|
|
--HG--
extra : convert_revision : 55a0d26660aeb8f63b41897d53e6b2d1f0a163be
|
|
--HG--
extra : convert_revision : 2fcf99f050d73e007433c1db2475f2893c5961a0
|
|
--HG--
extra : convert_revision : f7b3700762b796d44f99aef05783db1ee9c7412e
|
|
See Flyspray #281.
--HG--
extra : convert_revision : 199ef802bcabed09f6ea6922c3a3954fea161190
|
|
--HG--
extra : convert_revision : 80579a61eb8d220e75cdee11bc09ca985c8fd85c
|
|
--HG--
extra : convert_revision : f99a33b2df6a6c5592856d17d00e73ee83267442
|
|
Note that we should *not* print pointer values in DPRINTFs as
these needlessly clutter tracediff output.
--HG--
extra : convert_revision : 25a448f1b3ac8d453a717a104ad6dc0112fb30bb
|
|
--HG--
extra : convert_revision : 4f3472bdd3a1d6398e99cf9ecbafdbde3d656b13
|
|
--HG--
extra : convert_revision : cca352f891c6668e99e56f219ca276f950ba32cf
|
|
--HG--
extra : convert_revision : c4a4711cf515507d4debcacacef5799adcfe3bef
|
|
--HG--
extra : convert_revision : 7e83aabe9926dae16d4732a6260c89b4344919e9
|
|
--HG--
extra : convert_revision : b8894d26e1ca7a6c9b736500accdaa53bfb09558
|
|
src/cpu/simple/timing.cc:
Fix another SC problem.
src/mem/cache/cache_impl.hh:
Forgot to call makeTimingResponse() on uncached timing responses.
--HG--
extra : convert_revision : 5a5a58ca2053e4e8de2133205bfd37de15eb4209
|
|
src/cpu/simple/timing.cc:
Fix swap/stq_c command bug.
src/mem/packet.cc:
Fix incorrect LoadLockedReq command response field.
--HG--
extra : convert_revision : 7a4523be900bc2c9b1bdf2d372ce55f89ae58ae5
|
|
Fix atomic timing issue.
src/mem/bus.cc:
Fix atomic timing issue.
--HG--
extra : convert_revision : a22ff80cd75f83c785b0604c2a4fde2e2e9f71ef
|
|
--HG--
extra : convert_revision : ab78d9d1d88c3698edfd653d71c8882e1272b781
|
|
--HG--
extra : convert_revision : af29fc7d0c134f5e89dd2e814c819151350fcb38
|
|
--HG--
extra : convert_revision : c5555b00bef1b304a84886188ad2c0dcb4d7c5b9
|
|
--HG--
extra : convert_revision : c49aade46aa64f979da35eb653b544ee5bd82f01
|
|
Handled by Packet::checkFunctional() now.
--HG--
extra : convert_revision : 63642254e2789c80a369ac269f317ec054ffe3c0
|
|
(they function as adjectives not nouns)
--HG--
extra : convert_revision : 6506474ff3356ae8c80ed276c3608d8a4680bfdb
|
|
--HG--
extra : convert_revision : 626255a91679d534030c91bcdb4fc1bed36ceb9b
|
|
Stats pretty much line up with old code, except:
- bug in old code included L1 latency in L2 miss time, making it too high
- UniCoherence did cache-to-cache transfers even from non-owner caches,
so occasionally the icache would get a block from the dcache not the L2
- L2 can now receive ReadExReq from L1 since L1s have coherence
--HG--
extra : convert_revision : 5052c1a1767b5a662f30a88f16012165a73b791c
|
|
now encoded in cmd field.
--HG--
extra : convert_revision : d67819b7e3ee4b9a5bf08541104de0a89485e90b
|
|
into vm1.(none):/home/stever/bk/newmem-cache2
--HG--
extra : convert_revision : 1e94283da8007fce8e1a0f2849ce5d5a8dbbaffd
|
|
src/arch/mips/isa/decoder.isa:
commment out deret instruction for now...
src/arch/mips/isa/formats/fp.isa:
edit fp format
src/arch/mips/isa/formats/mem.isa:
fix for basic store instructions
--HG--
extra : convert_revision : 30cb5a474e78ac9292b6ab37d433db947a177731
|
|
into vm1.(none):/home/stever/bk/newmem-cache2
--HG--
extra : convert_revision : b1c954c187e3b3172a194396ba63808253121195
|
|
--HG--
extra : convert_revision : 2c0be7a8c0a54ba5b1b2b69468f788d20abc8452
|
|
--HG--
extra : convert_revision : 4ff144342dca23af9a12a2169ca318a002654b42
|
|
--HG--
extra : convert_revision : 9bc09d8ae6d50e6dfbb4ab21514612f9aa102a2e
|
|
--HG--
extra : convert_revision : 703da6128832eb0d5cfed7724e5105f4b3fe4f90
|
|
Change target overflow from assertion to warning.
src/mem/cache/cache_impl.hh:
Change target overflow from assertion to warning.
--HG--
extra : convert_revision : ceca990ed916bbf96dedd4836c40df522803f173
|
|
src/mem/cache/tags/lru.cc:
Add some replacement DPRINTFs
--HG--
extra : convert_revision : 7993ec24d6af7e7774d04ce36f20e3f43f887fd9
|
|
src/mem/cache/cache_impl.hh:
Handle grants with no packet.
src/mem/cache/miss/mshr.cc:
Fix MSHR snoop hit handling.
--HG--
extra : convert_revision : f365283afddaa07cb9e050b2981ad6a898c14451
|
|
sure we don't re-request bus prematurely. Use callback to
avoid calling sendRetry() recursively within recvTiming.
--HG--
extra : convert_revision : a907a2781b4b00aa8eb1ea7147afc81d6b424140
|
|
--HG--
extra : convert_revision : 0fbc28c32c1eeb3dd672df14c1d53bd516f81d0f
|
|
into vm1.(none):/home/stever/bk/newmem-cache2
src/base/traceflags.py:
Hand merge.
--HG--
extra : convert_revision : 9e7539eeab4220ed7a7237457a8f336f79216924
|
|
src/cpu/memtest/memtest.cc:
Need to set packet source field so that response from cache
doesn't run into assertion failure when copying source to dest.
src/mem/packet.hh:
Copy source field when copying packets.
Assert that source is valid before copying it to dest
when turning packets around.
--HG--
extra : convert_revision : 09e3cfda424aa89fe170e21e955b295746832bf8
|
|
ControlBitfieldOPerand to ISA Parser. Now, while things do build, we have to fix broken functionality...
src/arch/isa_parser.py:
add back deleted writeback in Control Operand
--HG--
extra : convert_revision : dba11af220a1281fa53f79d87e4f8752bdfc56db
|
|
--HG--
extra : convert_revision : 31e7243c8820cb9f6744c53c417460dee9adaf44
|
|
into vm1.(none):/home/stever/bk/newmem-cache2
--HG--
extra : convert_revision : aa50af3094f5d459f75b514179b6e3ec5e0bf1df
|
|
src/arch/mips/SConscript:
"mips import pt.1".
--HG--
extra : convert_revision : 2e393341938bebf32fb638a209262d074fad4cc1
|
|
into zizzer.eecs.umich.edu:/.automount/wexford/x/gblack/newmem-o3-micro
--HG--
extra : convert_revision : 3fa3fa4544ff8c9d2135e1befe6c8f4757006a2a
|
|
mcf has a reduced input size, and most of the other changes are for a change in how branch mispredicts work which makes things more accurate.
--HG--
extra : convert_revision : 33ad6a220945b344d2fc5c6abef8e67467e0c0ec
|
|
into vm1.(none):/home/stever/bk/newmem-cache2
--HG--
extra : convert_revision : 1da75335907fee2d1745ec13e515819dfe2aad89
|
|
Single-cpu timing mode seems to work now.
--HG--
extra : convert_revision : 720f6172df18a1c941e5bd0e8fdfbd686c13c7ad
|
|
--HG--
extra : convert_revision : 28a6df1efe4298877dc2b20179caeb25dfdc4622
|
|
--HG--
extra : convert_revision : d8d139180917f54006a5a79df4a0f206ddd39fed
|
|
into ahchoo.blinky.homelinux.org:/home/gblack/m5/newmem-o3-micro
src/cpu/o3/fetch_impl.hh:
hand merge
--HG--
extra : convert_revision : 3f71f3ac2035eec8b6f7bceb6906edb4dd09c045
|