index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
python
/
m5
/
objects
/
Ethernet.py
Age
Commit message (
Expand
)
Author
2006-04-26
Major update to sinic to support VSINIC better
Nathan Binkert
2006-03-03
Ethernet devices have an RSS option to tell the driver to
Nathan Binkert
2006-02-20
Get rid of the code that delays PIO write accesses
Nathan Binkert
2005-11-25
Virtualize sinic
Nathan Binkert
2005-11-21
add support for delaying pio writes until the cache access occurs
Nathan Binkert
2005-11-02
Merge zizzer:/bk/m5
Ali Saidi
2005-11-02
Add Mem/Ethernet latency variability parameter
Ali Saidi
2005-10-21
Major changes to sinic device model. Rearrage read/write, better
Nathan Binkert
2005-10-18
Shuffle around device names to make things easier to read.
Nathan Binkert
2005-10-18
use the dedicated flag, no more exposing the m5reg directly
Nathan Binkert
2005-09-17
Fix the EtherDump parameters
Nathan Binkert
2005-06-27
Implement a state machine clock that acutally limits how fast
Nathan Binkert
2005-06-05
make all of the turbolaser stuff only compile if ALPHA_TLASER
Nathan Binkert
2005-06-02
Fix-up some config issues
Nathan Binkert
2005-06-01
Standardize clock parameter names to 'clock'.
Steve Reinhardt
2005-05-29
Major cleanup of python config code.
Steve Reinhardt
