index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
arm
/
SConscript
Age
Commit message (
Expand
)
Author
2010-06-02
ARM: Move some predecoder stuff into a .cc file.
Gabe Black
2010-06-02
ARM: Move Miscreg functions out of isa.hh
Ali Saidi
2010-06-02
ARM: Implement the ARM TLB/Tablewalker. Needs performance improvements.
Ali Saidi
2010-06-02
ARM: Start over with translation from Alpha code as opposed to something that...
Ali Saidi
2010-06-02
ARM: Clean up the implementation of the VFP instructions.
Gabe Black
2010-06-02
ARM: Implement a function to decode CP15 registers to MiscReg indices.
Gabe Black
2010-06-02
ARM: Define versions of MSR and MRS outside the decoder.
Gabe Black
2010-06-02
ARM: Move the macro mem constructor out of the isa desc.
Gabe Black
2010-06-02
ARM: Make the predecoder handle Thumb instructions.
Gabe Black
2009-11-17
ARM: Boilerplate full-system code.
Ali Saidi
2009-11-10
ARM: Implement fault classes.
Gabe Black
2009-07-27
ARM: Add a native tracer.
Gabe Black
2009-07-09
ARM: Fold the MiscRegFile all the way into the ISA object.
Gabe Black
2009-07-08
Registers: Add a registers.hh file as an ISA switched header.
Gabe Black
2009-07-08
Registers: Collapse ARM and MIPS regfile directories.
Gabe Black
2009-07-08
Registers: Add an ISA object which replaces the MiscRegFile.
Gabe Black
2009-06-21
ARM: Simplify the ISA desc by pulling some classes out of it.
Gabe Black
2009-06-21
ARM: Clear out some inherited hangers on in util.isa and utility.hh.
Gabe Black
2009-04-05
arm: add ARM support to M5
Stephen Hines