index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
arm
/
isa
/
insts
/
mem.isa
Age
Commit message (
Expand
)
Author
2011-05-13
ARM: Break up condition codes into normal flags, saturation, and simd.
Ali Saidi
2011-04-04
ARM: Tag appropriate instructions as IsReturn
Ali Saidi
2011-03-17
ARM: Fix RFE macrop.
Matt Horsnell
2010-08-25
ARM: Use fewer micro-ops for register update loads if possible.
Gene WU
2010-08-23
ARM: Clean up the ISA desc portion of the ARM memory instructions.
Gabe Black
2010-06-02
ARM: Decode to specialized conditional/unconditional versions of instructions.
Gabe Black
2010-06-02
ARM: Implement the SRS instruction.
Gabe Black
2010-06-02
ARM: Implement the strex instructions.
Gabe Black
2010-06-02
ARM: Implement the V7 version of alignment checking.
Gabe Black
2010-06-02
ARM: Implement the RFE instruction.
Gabe Black
2010-06-02
ARM: Explicitly keep track of the second destination for double loads/stores.
Gabe Black
2010-06-02
ARM: Implement the swp and swpb instructions.
Gabe Black
2010-06-02
ARM: Move the templates for predicated instructions into a separate file.
Gabe Black
2010-06-02
ARM: Remove the special naming for the new memory instructions.
Gabe Black
2010-06-02
ARM: Define the load instructions from outside the decoder.
Gabe Black