index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
sparc
/
types.hh
Age
Commit message (
Expand
)
Author
2011-04-15
includes: sort all includes
Nathan Binkert
2011-03-26
mips: cleanup ISA-specific code
Korey Sewell
2010-11-11
SPARC: Clean up some historical style issues.
Gabe Black
2010-10-31
ISA,CPU,etc: Create an ISA defined PC type that abstracts out ISA behaviors.
Gabe Black
2009-07-08
Registers: Add a registers.hh file as an ISA switched header.
Gabe Black
2009-07-08
Registers: Get rid of the float register width parameter.
Gabe Black
2009-05-17
includes: use base/types.hh not inttypes.h or stdint.h
Nathan Binkert
2008-10-12
Get rid of old RegContext code.
Gabe Black
2007-11-15
Add CoreSpecific type to all archs
Korey Sewell
2007-08-27
SPARC: Fixes to get SPARC to compile again.
Gabe Black
2007-08-26
Address translation: Make the page table more flexible.
Gabe Black
2007-04-14
Make register indexes larger so they can actually hold all the legal values. ...
Gabe Black
2007-02-12
rename store conditional stuff as extra data so it can be used for conditiona...
Ali Saidi
2006-08-11
Pushed most of constants.hh back into isa_traits.hh and regfile.hh and create...
Gabe Black