index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mem
/
cache
/
tags
/
lru.cc
Age
Commit message (
Expand
)
Author
2015-07-30
mem: Make caches way aware
David Guillen-Fandos
2015-05-05
mem: Remove templates in cache model
David Guillen
2014-07-28
mem: refactor LRU cache tags and add random replacement tags
Anthony Gutierrez
2014-01-28
mem: Remove redundant findVictim() input argument
Amin Farmahini
2014-01-24
mem: Add support for a security bit in the memory system
Giacomo Gabrielli
2014-01-24
Cache: Collect very basic stats on tag and data accesses
Timothy M. Jones
2014-01-24
mem: per-thread cache occupancy and per-block ages
Dam Sunwoo
2013-06-27
mem: Reorganize cache tags and make them a SimObject
Prakash Ramrakhyani
2013-04-22
mem: Adding verbose debug output in the memory system
Uri Wiener
2012-10-15
Mem: Use cycles to express cache-related latencies
Andreas Hansson
2012-09-11
Cache: Split invalidateBlk up to seperate block vs. tags
Lena Olson
2012-06-29
Cache: Fix the LRU policy for classic memory hierarchy
Lena Olson
2012-02-12
mem: fix cache stats to use request ids correctly
Dam Sunwoo
2011-04-15
trace: reimplement the DTRACE function so it doesn't use a vector
Nathan Binkert
2011-04-15
includes: sort all includes
Nathan Binkert
2011-01-07
Replace curTick global variable with accessor functions.
Steve Reinhardt
2010-09-10
style: fix sorting of includes and whitespace in some files
Nathan Binkert
2010-08-23
MEM: Make CLREX a first class request operation and clear locks in caches whe...
Gene Wu
2010-02-24
cache stats: account for writebacks and/or device occupancy in the cache.
Lisa Hsu
2010-02-23
cache: Make caches sharing aware and add occupancy stats.
Lisa Hsu
2010-02-23
cache: pull CacheSet out of LRU so that other tags can use associative sets.
Lisa Hsu
2010-01-12
cache: make tags->insertBlock() and tags->accessBlock() context aware so that...
Lisa Hsu
2009-06-04
types: clean up types, especially signed vs unsigned
Nathan Binkert
2008-11-04
decouple eviction from insertion in the cache.
Lisa Hsu
2008-11-04
Change the findBlock(addr, lat) to accessBlock, which I think has better conn...
Lisa Hsu
2008-10-23
probe function no longer used anywhere.
Lisa Hsu
2008-09-10
style: Remove non-leading tabs everywhere they shouldn't be. Developers shoul...
Ali Saidi
2008-02-10
Fix #include lines for renamed cache files.
Steve Reinhardt
2007-07-14
Add CacheRepl trace flag and move a couple DPRINTFs to it.
Steve Reinhardt
2007-06-26
Handle deferred snoops better.
Steve Reinhardt
2007-06-26
Handle replacement of block with pending upgrade.
Steve Reinhardt
2007-06-17
More major reorg of cache. Seems to work for atomic mode now,
Steve Reinhardt
2007-03-06
Move all of the parameters of the Root SimObject so they are
Nathan Binkert
2006-12-18
Streamline Cache/Tags interface: get rid of redundant functions,
Steve Reinhardt
2006-10-20
Use PacketPtr everywhere
Nathan Binkert
2006-10-19
First cut at LL/SC support in caches (atomic mode only).
Steve Reinhardt
2006-10-18
Get rid of obsolete in-cache copy support.
Steve Reinhardt
2006-08-15
Pulled out changes to fix EIO programs with caches. Also fixes any translati...
Ron Dreslinski
2006-06-30
AtomicSimpleCPU with a cache now runs the hello world! test program.
Ron Dreslinski
2006-06-30
Fix the packet data allocation methods. Small fixes from changesets after my...
Ron Dreslinski
2006-06-30
All files compile in the mem directory except cache_builder
Ron Dreslinski
2006-06-28
Backing in more changsets, getting closer to compile
Ron Dreslinski
2006-06-28
Was having difficulty with merging the cache, reverted to an early version an...
Ron Dreslinski