summaryrefslogtreecommitdiff
path: root/src/mem
AgeCommit message (Expand)Author
2013-05-21ruby: slicc: fix error msg in TypeFieldMemberAST.pyMalek Musleh
2013-05-21ruby: moesi hammer: cosmetic changesNilay Vaish
2013-05-21ruby: mesi cmp directory: cosmetic changesNilay Vaish
2013-05-21ruby: moesi cmp token: cosmetic changesNilay Vaish
2013-05-21ruby: moesi cmp directory: cosmetic changesNilay Vaish
2013-05-21ruby: add stats to .sm files, remove cache profilerNilay Vaish ext:(%2C%20Malek%20Musleh%20%3Cmalek.musleh%40gmail.com%3E)
2013-04-23sim: Fix two bugs relating to software caching of PageTable entries.Mitch Hayenga
2013-04-23ruby: mesi coherence protocol: remove unused state M_MBNilay Vaish
2013-04-23ruby: patch checkpoint restore with garnetNilay Vaish
2013-04-22mem: Address mapping with fine-grained channel interleavingAndreas Hansson
2013-04-22mem: More descriptive enum names for address mappingAndreas Hansson
2013-04-22mem: Add a WideIO DRAM configurationAndreas Hansson
2013-04-22mem: Adding verbose debug output in the memory systemUri Wiener
2013-04-22mem: Replace check with panic where inhibited should not happenAndreas Hansson
2013-04-22sim: separate nextCycle() and clockEdge() in clockedObjectsDam Sunwoo
2013-04-17ruby: moesi cmp directory: add copyright noticeNilay Vaish
2013-04-09Ruby: Fix RubyPort evict packet memory leakJoel Hestness
2013-04-09Ruby: Delete packet requests during warmupJoel Hestness
2013-04-09Ruby: Add field to slicc machine for generic typeJoel Hestness
2013-04-09Ruby: Order profilers based on versionJoel Hestness
2013-04-09Ruby: More descriptive message buffer connection fatalJason Power
2013-04-09Ruby: Fix typo in Slicc if-statement AST errorJason Power
2013-04-07Ruby System, Cache Recorder: Use delete [] for trace varsJoel Hestness
2013-03-27mem: Fix cache latency bugMitch Hayenga
2013-03-26mem: Cancel cache retry event when blocking portRene de Jong
2013-03-26mem: Separate waiting for the bus and waiting for a peerAndreas Hansson
2013-03-26mem: Introduce a variable for the retrying portAndreas Hansson
2013-03-26mem: Add optional request flags to the packet traceAndreas Hansson
2013-03-22ruby: slicc: set sender, receiver clock objs for optional queueNilay Vaish
2013-03-22ruby: message buffer: correct previous errorsNilay Vaish
2013-03-22ruby: message buffer: remove _ptr from some variablesNilay Vaish
2013-03-22ruby: message buffer node: used Tick in place of CyclesNilay Vaish
2013-03-22ruby: consumer: avoid using receiver side clockNilay Vaish
2013-03-22ruby: remove unsued profile functionsNilay Vaish
2013-03-22ruby: keep histogram of outstanding requests in seqNilay Vaish
2013-03-22slicc: remove check if the L1Cache has a sequencerNilay Vaish
2013-03-22ruby: move stall and wakeup functions to AbstractControllerNilay Vaish
2013-03-22ruby: connect two controllers using only message buffersNilay Vaish
2013-03-22ruby: convert Topology to regular classNilay Vaish
2013-03-22ruby: network: move routers from topology to networkNilay Vaish
2013-03-18mem: Fix missing delete of packet in DRAM accessAndreas Hansson
2013-03-15ruby: set: corrects csprintf() call introduced by 7d95b650c9b6Nilay Vaish
2013-03-07ruby: Fix gcc 4.8 maybe-uninitialized compilation errorAndreas Hansson
2013-03-06ruby: remove the functional copy of memory in se modeNilay Vaish
2013-03-06ruby: garnet: fixed: implement functional accessNilay Vaish
2013-03-02ruby: fixes functional writes to RubyRequestBlake Hechtman ext:(%2C%20Nilay%20Vaish%20%3Cnilay%40cs.wisc.edu%3E)
2013-03-01mem: Add check if SimpleDRAM nextReqEvent is scheduledAndreas Hansson
2013-03-01mem: Add a method to build multi-channel DRAM configurationsAndreas Hansson
2013-03-01mem: SimpleDRAM variable naming and whitespace fixesAndreas Hansson
2013-03-01mem: Add support for multi-channel DRAM configurationsAndreas Hansson