summaryrefslogtreecommitdiff
path: root/src/python/swig/pyobject.cc
AgeCommit message (Expand)Author
2016-02-06style: fix missing spaces in control statementsSteve Reinhardt
2015-12-10dev: Move network devices to src/dev/net/Andreas Sandberg
2015-08-14ruby: Expose MessageBuffers as SimObjectsJoel Hestness
2015-07-07sim: Refactor the serialization base classAndreas Sandberg
2014-11-06ruby: interface with classic memory controllerNilay Vaish
2014-10-16config: Add a --without-python option to build processAndrew Bardsley
2014-09-01ruby: message buffers: significant changesNilay Vaish
2013-09-04arch: Resurrect the NOISA build target and rename it NULLAndreas Hansson
2013-02-19scons: Add warning for missing declarationsAndreas Hansson
2012-10-15Port: Add protocol-agnostic ports in the port hierarchyAndreas Hansson
2012-03-30MEM: Introduce the master/slave port sub-classes in C++William Wang
2012-01-07Merge with main repository.Gabe Black
2011-11-07SE/FS: Remove FULL_SYSTEM from swig.Gabe Black
2011-10-31GCC: Get everything working with gcc 4.6.1.Gabe Black
2011-04-15includes: sort all includesNathan Binkert
2007-10-31String constant const-ness changes to placate g++ 4.2.Steve Reinhardt
2007-09-04Serialization: Fix unserialization of object pointersAli Saidi
2007-09-04Config: Remove some ini file code that no longer worksAli Saidi
2007-08-17Ports: Only try to do EthPort stuff in full system.Ali Saidi
2007-08-16Devices: Make EtherInts connect in the same way memory ports currently do.Ali Saidi
2007-07-23Major changes to how SimObjects are created and initialized. Almost allNathan Binkert
2007-05-19PhysicalMemory has vector of uniform ports instead of one special one.Steve Reinhardt
2007-03-02Factor code out of main.cc and main.i into a bunch of filesNathan Binkert