index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
Age
Commit message (
Expand
)
Author
2006-10-29
Bring casa and casxa up to date
Gabe Black
2006-10-29
Fixed ldstub to use the right format, and made the load/store operations use ...
Gabe Black
2006-10-29
Add an integer microcode register.
Gabe Black
2006-10-28
Merge zizzer:/bk/newmem
Ali Saidi
2006-10-28
remove intel nic from SConscript
Ali Saidi
2006-10-28
This one really needs to be arch/faults.hh
Gabe Black
2006-10-28
Include the right version of faults.hh
Gabe Black
2006-10-28
Merge zizzer.eecs.umich.edu:/bk/newmem
Gabe Black
2006-10-28
One last adjustment to get rid of skew in the simple atomic cpu.
Gabe Black
2006-10-27
add packet_access.hh
Ali Saidi
2006-10-27
A more complete attempt to fix the clock skew.
Gabe Black
2006-10-27
Potential fix to clock skew problem.
Gabe Black
2006-10-27
Merge zizzer.eecs.umich.edu:/bk/newmem
Gabe Black
2006-10-27
Got rid of some outdated comments.
Gabe Black
2006-10-27
Made the regfile compatible with the new definitions in MiscRegFile
Gabe Black
2006-10-27
Clean up MiscRegFile
Gabe Black
2006-10-26
Reorganized the MiscRegFile
Gabe Black
2006-10-26
Cleaned up the decoder slightly.
Gabe Black
2006-10-26
Added a few functions to stuff values into bitfields in an instruction.
Gabe Black
2006-10-26
Changed the number of register windows to be more realistic.
Gabe Black
2006-10-26
Got rid of some debug output
Gabe Black
2006-10-26
Change the default function from setMiscRegWithEffect to setMiscReg
Gabe Black
2006-10-26
Merge zizzer:/bk/newmem
Ali Saidi
2006-10-25
Fix simple timing port keep a list of all packets, have only one event, and s...
Ali Saidi
2006-10-25
Fixed the priv instruction format.
Gabe Black
2006-10-25
Implemented the saved and restored instructions, fixed up register window ins...
Gabe Black
2006-10-25
Fixed the bitfield FCN to include the right bits.
Gabe Black
2006-10-25
Implemented the SPARC fill and spill handlers.
Gabe Black
2006-10-25
Fix fixPacket functionality to calculate sizes properly
Ron Dreslinski
2006-10-24
Replace the Alpha No op with a SPARC one.
Gabe Black
2006-10-24
Merge zizzer:/bk/newmem
Ali Saidi
2006-10-24
Add more traceflags for ethernet
Ali Saidi
2006-10-24
Merge zizzer.eecs.umich.edu:/z/m5/Bitkeeper/newmem
Steve Reinhardt
2006-10-23
Merge zizzer:/bk/newmem
Lisa Hsu
2006-10-23
get rid of the "resume" step at the end of changeToTiming/Atomic because this...
Lisa Hsu
2006-10-23
make this parallel to the other cpu types so that resume works correctly.
Lisa Hsu
2006-10-23
Minor compile fix. Not sure why this is broken.
Gabe Black
2006-10-23
Move around more SPARC memory code, and make block memory operations work wit...
Gabe Black
2006-10-23
Merge zizzer.eecs.umich.edu:/bk/newmem
Gabe Black
2006-10-23
Broke Load/Store instructions into microcode, and partially refactored memory...
Gabe Black
2006-10-23
Don't let interupts interupt microcode at undesired points.
Gabe Black
2006-10-23
Files in base shouldn't depend on things in sim. Changed "sim/host.hh" to <in...
Gabe Black
2006-10-23
Start making memory ops work with InitiateAcc and CompleteAcc, and some minor...
Gabe Black
2006-10-23
Change the default constructors to take ExtMachInsts rather than regular Mach...
Gabe Black
2006-10-22
Clean up cache DPRINTFs
Steve Reinhardt
2006-10-22
s/pktuest/request/ (all in comments)
Steve Reinhardt
2006-10-22
Add DPRINTF for non-timed quiesce.
Steve Reinhardt
2006-10-21
Small bug fixes for timing LL/SC. Better now but
Steve Reinhardt
2006-10-21
Add Quiesce trace flag to track CPU quiesce/wakeup events.
Steve Reinhardt
2006-10-21
Just give up if a store conditional misses completely
Steve Reinhardt
[prev]
[next]