index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
tests
/
quick
/
fs
/
10.linux-boot
/
ref
/
alpha
/
linux
/
tsunami-simple-timing-dual
/
stats.txt
Age
Commit message (
Expand
)
Author
2016-01-22
stats: update stats to after GPU checkin
Tony Gutierrez
2015-12-12
stats: bump stats to reflect ruby tester changes
Anthony Gutierrez
2015-12-05
stats: Update to reflect changes to PCI handling
Andreas Sandberg
2015-11-16
stats: updates due to recent chagnesets
Nilay Vaish
2015-11-06
stats: Update stats to match cache changes
Andreas Hansson
2015-09-25
stats: Update stats to reflect snoop-filter changes
Andreas Hansson
2015-07-03
stats: Update stats for cache, crossbar and DRAM changes
Andreas Hansson
2015-05-05
stats: Update stats to reflect cache changes
Andreas Hansson
2015-03-27
tests: Update stats for cache block alignment
Andreas Hansson
2015-03-02
stats: Update stats to reflect cache and interconnect changes
Andreas Hansson
2014-12-23
stats: Bump stats for decoder, TLB, prefetcher and DRAM changes
Andreas Hansson
2014-12-02
stats: Bump stats for fixes, mostly TLB and WriteInvalidate
Andreas Hansson
2014-10-29
tests: Update regressions for the new kernels and various preceeding fixes.
Ali Saidi
2014-10-09
stats: Add DRAM power statistics to reference output
Andreas Hansson
2014-09-20
stats: Bump stats for filter, crossbar and config changes
Andreas Hansson
2014-09-03
stats: Update stats for CPU and cache changes
Andreas Hansson
2014-05-09
stats: Bump stats for the fixes, and mostly DRAM controller changes
Andreas Hansson
2014-03-23
stats: Update stats for DRAM changes
Andreas Hansson
2014-02-16
stats: updates due to branch predictor warming
Nilay Vaish
2014-01-24
stats: update stats for cache occupancy and clock domain changes
Ali Saidi
2013-11-26
stats: updates due to changes to ticksToCycles()
Nilay Vaish
2013-11-01
stats: Bump stats to match DRAM controller changes
Andreas Hansson
2013-08-19
stats: Cumulative stats update
Andreas Hansson
2013-06-27
stats: Update stats for monitor, cache and bus changes
Andreas Hansson
2013-05-30
stats: Update the stats to reflect bus and memory changes
Andreas Hansson
2013-03-27
regressions: update due to cache latency fix
Nilay Vaish
2013-03-26
stats: Update stats for cache retry event check
Andreas Hansson
2013-03-26
stats: Update stats to reflect bus retry changes
Andreas Hansson
2013-03-01
stats: Update stats to reflect SimpleDRAM changes
Andreas Hansson
2013-01-31
stats: Update stats for regressions using SimpleDDR3
Andreas Hansson
2013-01-24
regressions: update stats due to branch predictor changes
Nilay Vaish
2012-10-25
stats: Update the stats to reflect the 1GHz default system clock
Andreas Hansson
2012-10-25
stats: Update stats to reflect use of SimpleDRAM
Andreas Hansson
2012-10-15
Stats: Update stats for cache timings in cycles
Andreas Hansson
2012-09-18
Stats: Update stats to reflect SimpleMemory bandwidth
Andreas Hansson
2012-09-10
Device: Update stats for PIO and PCI latency change
Andreas Hansson
2012-07-27
stats: update stats for icache change not allowing dirty data
Ali Saidi
2012-07-09
Stats: Updates due to bus changes
Andreas Hansson
2012-06-29
Stats: Update stats for RAS and LRU fixes.
Ali Saidi
2012-06-05
all: Update stats for memory per master and total fix.
Ali Saidi
2012-05-09
stats: update stats for no_value -> nan
Nathan Binkert
2012-02-12
stats: update stats for insts/ops and master id changes
Ali Saidi
2012-01-28
SE/FS: Make both SE and FS tests available all the time.
Gabe Black