From 9b2effd9e2d30c5e2a72bfe78214cd88689d89d9 Mon Sep 17 00:00:00 2001
From: Andreas Hansson <andreas.hansson@arm.com>
Date: Mon, 19 Aug 2013 03:52:24 -0400
Subject: cpu: Fix a bug in the O3 CPU introduced by the cache line patch

This patch fixes a bug in the O3 fetch stage that was introduced when
the cache line size was moved to the system. By mistake, the
initialisation and resetting of the fetch stage was merged and put in
the constructor. The resetting is now re-added where it should be.
---
 src/cpu/o3/fetch_impl.hh | 5 +++++
 1 file changed, 5 insertions(+)

diff --git a/src/cpu/o3/fetch_impl.hh b/src/cpu/o3/fetch_impl.hh
index 0445de921..f6e46cc26 100644
--- a/src/cpu/o3/fetch_impl.hh
+++ b/src/cpu/o3/fetch_impl.hh
@@ -344,6 +344,11 @@ DefaultFetch<Impl>::resetStage()
 
     wroteToTimeBuffer = false;
     _status = Inactive;
+
+    for (ThreadID tid = 0; tid < numThreads; tid++) {
+        cacheDataPC[tid] = 0;
+        cacheDataValid[tid] = false;
+    }
 }
 
 template<class Impl>
-- 
cgit v1.2.3