From 58c29640b7f9ab9f4d1724b6f2c432c2146175f2 Mon Sep 17 00:00:00 2001
From: Steve Reinhardt <stever@eecs.umich.edu>
Date: Tue, 1 Mar 2005 00:39:57 -0500
Subject: Add a new operation class for IPR accesses, and have IPR-accessing
 instructions use it (instead of IntALU, as before).  Default config has a
 single non-pipelined 3-cycle unit.  A bit conservative for the ev6 (some are
 1, some are 3).

arch/alpha/isa_desc:
    Make hw_mfpr and hw_mtpr use IprAccessOp op class.
cpu/full_cpu/op_class.hh:
    Add IprAccess.

--HG--
extra : convert_revision : d4103da3343a586936839e29981fd15d6930d442
---
 cpu/full_cpu/op_class.hh | 1 +
 1 file changed, 1 insertion(+)

(limited to 'cpu')

diff --git a/cpu/full_cpu/op_class.hh b/cpu/full_cpu/op_class.hh
index a14ccfaed..8e85e8d8a 100644
--- a/cpu/full_cpu/op_class.hh
+++ b/cpu/full_cpu/op_class.hh
@@ -51,6 +51,7 @@ enum OpClass {
     FloatSqrtOp,	/* floating point square root */
     MemReadOp,		/* memory read port */
     MemWriteOp,		/* memory write port */
+    IprAccessOp,	/* Internal Processor Register read/write port */
     InstPrefetchOp,	/* instruction prefetch port (on I-cache) */
     Num_OpClasses	/* total functional unit classes */
 };
-- 
cgit v1.2.3