From 0ff71c7c343f2cb2ef4cb89168267795fda6ff15 Mon Sep 17 00:00:00 2001 From: Gabe Black Date: Wed, 2 Jun 2010 12:58:11 -0500 Subject: ARM: Decode 8, 16, and 32 bit transfers between core and extension (fp) registers. --- src/arch/arm/isa/formats/fp.isa | 46 +++++++++++++++++++++++++++++++++++++++++ 1 file changed, 46 insertions(+) (limited to 'src/arch/arm/isa/formats/fp.isa') diff --git a/src/arch/arm/isa/formats/fp.isa b/src/arch/arm/isa/formats/fp.isa index 65ea100d4..303273d6e 100644 --- a/src/arch/arm/isa/formats/fp.isa +++ b/src/arch/arm/isa/formats/fp.isa @@ -207,3 +207,49 @@ def format ExtensionRegLoadStore() {{ } ''' }}; + +def format ShortFpTransfer() {{ + decode_block = ''' + { + const uint32_t l = bits(machInst, 20); + const uint32_t c = bits(machInst, 8); + const uint32_t a = bits(machInst, 23, 21); + const uint32_t b = bits(machInst, 6, 5); + if ((machInst.thumb == 1 && bits(machInst, 28) == 1) || + (machInst.thumb == 0 && machInst.condCode == 0xf)) { + return new Unknown(machInst); + } + if (l == 0 && c == 0) { + if (a == 0) { + // A8-648 + return new WarnUnimplemented("vmov", machInst); + } else if (a == 0x7) { + // A8-660 + // B6-29 + return new WarnUnimplemented("vmsr", machInst); + } + } else if (l == 0 && c == 1) { + if (bits(a, 2) == 0) { + // A8-644 + return new WarnUnimplemented("vmov", machInst); + } else if (bits(b, 1) == 0) { + // A8-594 + return new WarnUnimplemented("vdup", machInst); + } + } else if (l == 1 && c == 0) { + if (a == 0) { + // A8-648 + return new WarnUnimplemented("vmov", machInst); + } else if (a == 7) { + // A8-658 + // B6-27 + return new WarnUnimplemented("vmrs", machInst); + } + } else { + // A8-646 + return new WarnUnimplemented("vmov", machInst); + } + return new Unknown(machInst); + } + ''' +}}; -- cgit v1.2.3