From d3d159749a0a6c3b69a9181fab8db34b6ba0f7a1 Mon Sep 17 00:00:00 2001 From: Rekai Gonzalez Alberquilla Date: Fri, 9 Oct 2015 14:50:54 -0500 Subject: isa: Add parameter to pick different decoder inside ISA The decoder is responsible for splitting instructions in micro operations (uops). Given that different micro architectures may split operations differently, this patch allows to specify which micro architecture each isa implements, so different cores in the system can split instructions differently, also decoupling uop splitting (microArch) from ISA (Arch). This is done making the decodification calls templates that receive a type 'DecoderFlavour' that maps the name of the operation to the class that implements it. This way there is only one selection point (converting the command line enum to the appropriate DecodeFeatures object). In addition, there is no explicit code replication: template instantiation hides that, and the compiler should be able to resolve a number of things at compile-time. --- src/arch/arm/isa/formats/neon64.isa | 38 ++++++++++++++++++++----------------- 1 file changed, 21 insertions(+), 17 deletions(-) (limited to 'src/arch/arm/isa/formats/neon64.isa') diff --git a/src/arch/arm/isa/formats/neon64.isa b/src/arch/arm/isa/formats/neon64.isa index 72bbd0c60..e0a913a6b 100644 --- a/src/arch/arm/isa/formats/neon64.isa +++ b/src/arch/arm/isa/formats/neon64.isa @@ -40,51 +40,54 @@ output header {{ namespace Aarch64 { // AdvSIMD three same + template StaticInstPtr decodeNeon3Same(ExtMachInst machInst); // AdvSIMD three different - StaticInstPtr decodeNeon3Diff(ExtMachInst machInst); + inline StaticInstPtr decodeNeon3Diff(ExtMachInst machInst); // AdvSIMD two-reg misc - StaticInstPtr decodeNeon2RegMisc(ExtMachInst machInst); + inline StaticInstPtr decodeNeon2RegMisc(ExtMachInst machInst); // AdvSIMD across lanes - StaticInstPtr decodeNeonAcrossLanes(ExtMachInst machInst); + inline StaticInstPtr decodeNeonAcrossLanes(ExtMachInst machInst); // AdvSIMD copy - StaticInstPtr decodeNeonCopy(ExtMachInst machInst); + inline StaticInstPtr decodeNeonCopy(ExtMachInst machInst); // AdvSIMD vector x indexed element + template StaticInstPtr decodeNeonIndexedElem(ExtMachInst machInst); // AdvSIMD modified immediate - StaticInstPtr decodeNeonModImm(ExtMachInst machInst); + inline StaticInstPtr decodeNeonModImm(ExtMachInst machInst); // AdvSIMD shift by immediate - StaticInstPtr decodeNeonShiftByImm(ExtMachInst machInst); + inline StaticInstPtr decodeNeonShiftByImm(ExtMachInst machInst); // AdvSIMD TBL/TBX - StaticInstPtr decodeNeonTblTbx(ExtMachInst machInst); + inline StaticInstPtr decodeNeonTblTbx(ExtMachInst machInst); // AdvSIMD ZIP/UZP/TRN - StaticInstPtr decodeNeonZipUzpTrn(ExtMachInst machInst); + inline StaticInstPtr decodeNeonZipUzpTrn(ExtMachInst machInst); // AdvSIMD EXT - StaticInstPtr decodeNeonExt(ExtMachInst machInst); + inline StaticInstPtr decodeNeonExt(ExtMachInst machInst); // AdvSIMD scalar three same - StaticInstPtr decodeNeonSc3Same(ExtMachInst machInst); + inline StaticInstPtr decodeNeonSc3Same(ExtMachInst machInst); // AdvSIMD scalar three different - StaticInstPtr decodeNeonSc3Diff(ExtMachInst machInst); + inline StaticInstPtr decodeNeonSc3Diff(ExtMachInst machInst); // AdvSIMD scalar two-reg misc - StaticInstPtr decodeNeonSc2RegMisc(ExtMachInst machInst); + inline StaticInstPtr decodeNeonSc2RegMisc(ExtMachInst machInst); // AdvSIMD scalar pairwise - StaticInstPtr decodeNeonScPwise(ExtMachInst machInst); + inline StaticInstPtr decodeNeonScPwise(ExtMachInst machInst); // AdvSIMD scalar copy - StaticInstPtr decodeNeonScCopy(ExtMachInst machInst); + inline StaticInstPtr decodeNeonScCopy(ExtMachInst machInst); // AdvSIMD scalar x indexed element - StaticInstPtr decodeNeonScIndexedElem(ExtMachInst machInst); + inline StaticInstPtr decodeNeonScIndexedElem(ExtMachInst machInst); // AdvSIMD scalar shift by immediate - StaticInstPtr decodeNeonScShiftByImm(ExtMachInst machInst); + inline StaticInstPtr decodeNeonScShiftByImm(ExtMachInst machInst); // AdvSIMD load/store - StaticInstPtr decodeNeonMem(ExtMachInst machInst); + inline StaticInstPtr decodeNeonMem(ExtMachInst machInst); } }}; output decoder {{ namespace Aarch64 { + template StaticInstPtr decodeNeon3Same(ExtMachInst machInst) { @@ -1267,6 +1270,7 @@ namespace Aarch64 } } + template StaticInstPtr decodeNeonIndexedElem(ExtMachInst machInst) { -- cgit v1.2.3