From 689cab36c90b56b3c8a7cda16d758acdd89f9de1 Mon Sep 17 00:00:00 2001
From: Ali Saidi <saidi@eecs.umich.edu>
Date: Wed, 7 Mar 2007 15:04:31 -0500
Subject: *MiscReg->*MiscRegNoEffect, *MiscRegWithEffect->*MiscReg

--HG--
extra : convert_revision : f799b65f1b2a6bf43605e6870b0f39b473dc492b
---
 src/arch/sparc/vtophys.cc | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

(limited to 'src/arch/sparc/vtophys.cc')

diff --git a/src/arch/sparc/vtophys.cc b/src/arch/sparc/vtophys.cc
index cb545185a..9a93950d2 100644
--- a/src/arch/sparc/vtophys.cc
+++ b/src/arch/sparc/vtophys.cc
@@ -66,7 +66,7 @@ namespace SparcISA
         // 4. We are not priv, use ctxN0* tsbs to find the page
         // For all accesses we check the tlbs first since it's possible that
         // long standing pages (e.g. locked kernel mappings) won't be in the tsb
-        uint64_t tlbdata = tc->readMiscReg(MISCREG_TLB_DATA);
+        uint64_t tlbdata = tc->readMiscRegNoEffect(MISCREG_TLB_DATA);
 
         bool hpriv = bits(tlbdata,0,0);
         //bool priv = bits(tlbdata,2,2);
-- 
cgit v1.2.3