From 6bd9cf3594b0150c8cb39a23ca2cfb465b6e09bb Mon Sep 17 00:00:00 2001
From: Gabe Black <gblack@eecs.umich.edu>
Date: Thu, 12 Jun 2008 00:50:05 -0400
Subject: X86: Add a microop to read a segments attribute register.

---
 src/arch/x86/isa/microops/regop.isa | 5 +++++
 1 file changed, 5 insertions(+)

(limited to 'src/arch/x86')

diff --git a/src/arch/x86/isa/microops/regop.isa b/src/arch/x86/isa/microops/regop.isa
index 0187567e9..48aecf138 100644
--- a/src/arch/x86/isa/microops/regop.isa
+++ b/src/arch/x86/isa/microops/regop.isa
@@ -1008,6 +1008,11 @@ let {{
             DestReg = SegLimitSrc1;
         '''
 
+    class RdAttr(SegOp):
+        code = '''
+            DestReg = SegAttrSrc1;
+        '''
+
     class Rdsel(SegOp):
         code = '''
             DestReg = SegSelSrc1;
-- 
cgit v1.2.3