From f76b874533045543e56a69c1b5d75b34fbc8a888 Mon Sep 17 00:00:00 2001
From: Iru Cai <mytbk920423@gmail.com>
Date: Wed, 3 Apr 2019 10:29:37 +0800
Subject: check loads using tainted registers, set USL dst as tainted

---
 src/cpu/base_dyn_inst.hh | 13 ++++++++++++-
 1 file changed, 12 insertions(+), 1 deletion(-)

(limited to 'src/cpu/base_dyn_inst.hh')

diff --git a/src/cpu/base_dyn_inst.hh b/src/cpu/base_dyn_inst.hh
index 4d8014445..756a5aa9f 100644
--- a/src/cpu/base_dyn_inst.hh
+++ b/src/cpu/base_dyn_inst.hh
@@ -480,11 +480,22 @@ class BaseDynInst : public ExecContext, public RefCounted
 
     void taintDestRegs(void)
     {
-        for (auto dstreg: _destRegIdx) {
+        for (size_t i = 0; i < numDestRegs(); i++) {
+            auto dstreg = _destRegIdx[i];
             cpu->setTaint(dstreg);
         }
     }
 
+    bool srcTainted(void)
+    {
+        bool result = false;
+        for (size_t i = 0; i < numSrcRegs(); i++) {
+            auto src = _srcRegIdx[i];
+            result |= cpu->regTainted(src);
+        }
+        return result;
+    }
+
     /** Renames a source logical register to the physical register which
      *  has/will produce that logical register's result.
      *  @todo: add in whether or not the source register is ready.
-- 
cgit v1.2.3