From ca89eba79ebe0adc9cea7656c288e0381754171a Mon Sep 17 00:00:00 2001
From: Matt Horsnell <matt.horsnell@ARM.com>
Date: Fri, 24 Jan 2014 15:29:30 -0600
Subject: mem: track per-request latencies and access depths in the cache
 hierarchy

Add some values and methods to the request object to track the translation
and access latency for a request and which level of the cache hierarchy responded
to the request.
---
 src/cpu/o3/fetch_impl.hh | 1 +
 1 file changed, 1 insertion(+)

(limited to 'src/cpu/o3/fetch_impl.hh')

diff --git a/src/cpu/o3/fetch_impl.hh b/src/cpu/o3/fetch_impl.hh
index b35dd80f3..b121ba707 100644
--- a/src/cpu/o3/fetch_impl.hh
+++ b/src/cpu/o3/fetch_impl.hh
@@ -400,6 +400,7 @@ DefaultFetch<Impl>::processCacheCompletion(PacketPtr pkt)
         fetchStatus[tid] = IcacheAccessComplete;
     }
 
+    pkt->req->setAccessLatency();
     // Reset the mem req to NULL.
     delete pkt->req;
     delete pkt;
-- 
cgit v1.2.3