From f78bc80bd75f6f4ebf080620b3aaeaee3b3e46cc Mon Sep 17 00:00:00 2001
From: Steve Reinhardt <stever@eecs.umich.edu>
Date: Mon, 12 Feb 2007 09:26:47 -0800
Subject: Move store conditional result checking from SimpleAtomicCpu write
 function into Alpha ISA description.  write now just generically returns a
 result value if the res pointer is non-null (which means we can only provide
 a res pointer if we expect a valid result value).

--HG--
extra : convert_revision : fb1c315515787f5fbbf7d1af7e428bdbfe8148b8
---
 src/cpu/simple/base.hh | 8 ++++++++
 1 file changed, 8 insertions(+)

(limited to 'src/cpu/simple/base.hh')

diff --git a/src/cpu/simple/base.hh b/src/cpu/simple/base.hh
index c4853b916..a2b624139 100644
--- a/src/cpu/simple/base.hh
+++ b/src/cpu/simple/base.hh
@@ -329,6 +329,14 @@ class BaseSimpleCPU : public BaseCPU
         return thread->setMiscRegWithEffect(reg_idx, val);
     }
 
+    unsigned readStCondFailures() {
+        return thread->readStCondFailures();
+    }
+
+    void setStCondFailures(unsigned sc_failures) {
+        thread->setStCondFailures(sc_failures);
+    }
+
 #if FULL_SYSTEM
     Fault hwrei() { return thread->hwrei(); }
     void ev5_trap(Fault fault) { fault->invoke(tc); }
-- 
cgit v1.2.3