From 03286e9d4e797c7ca824a72627a947a42e01795f Mon Sep 17 00:00:00 2001
From: Min Kyu Jeong <minkyu.jeong@arm.com>
Date: Mon, 23 Aug 2010 11:18:41 -0500
Subject: CPU: Make Exec trace to print predication result (if false) for
 memory instructions

---
 src/sim/insttracer.hh | 4 ++++
 1 file changed, 4 insertions(+)

(limited to 'src/sim/insttracer.hh')

diff --git a/src/sim/insttracer.hh b/src/sim/insttracer.hh
index a8cdff671..c3f3eb323 100644
--- a/src/sim/insttracer.hh
+++ b/src/sim/insttracer.hh
@@ -58,6 +58,7 @@ class InstRecord
     StaticInstPtr macroStaticInst;
     MicroPC upc;
     bool misspeculating;
+    bool predicate;
 
     // The remaining fields are only valid for particular instruction
     // types (e.g, addresses for memory ops) or when particular
@@ -102,6 +103,7 @@ class InstRecord
 
         fetch_seq_valid = false;
         cp_seq_valid = false;
+        predicate = false;
     }
 
     virtual ~InstRecord() { }
@@ -128,6 +130,8 @@ class InstRecord
     void setCPSeq(InstSeqNum seq)
     { cp_seq = seq; cp_seq_valid = true; }
 
+    void setPredicate(bool val) { predicate = val; }
+
     virtual void dump() = 0;
     
   public:
-- 
cgit v1.2.3