From 16fa8d7cc8c92f5ab879e4cf9c6c0bbb3567860f Mon Sep 17 00:00:00 2001
From: Gabe Black <gabeblack@google.com>
Date: Thu, 24 May 2018 01:37:55 -0700
Subject: systemc: Import tests from the Accellera systemc distribution.

Change-Id: Iad76b398949a55d768a34d027a2d8e3739953da6
Reviewed-on: https://gem5-review.googlesource.com/10845
Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
Maintainer: Gabe Black <gabeblack@google.com>
---
 .../utils/sc_vector/test07/golden/test07.log       |  14 +++
 .../systemc/utils/sc_vector/test07/test07.cpp      | 105 +++++++++++++++++++++
 2 files changed, 119 insertions(+)
 create mode 100644 src/systemc/tests/systemc/utils/sc_vector/test07/golden/test07.log
 create mode 100644 src/systemc/tests/systemc/utils/sc_vector/test07/test07.cpp

(limited to 'src/systemc/tests/systemc/utils/sc_vector/test07')

diff --git a/src/systemc/tests/systemc/utils/sc_vector/test07/golden/test07.log b/src/systemc/tests/systemc/utils/sc_vector/test07/golden/test07.log
new file mode 100644
index 000000000..da00cd389
--- /dev/null
+++ b/src/systemc/tests/systemc/utils/sc_vector/test07/golden/test07.log
@@ -0,0 +1,14 @@
+SystemC Simulation
+
+Warning: (W807) sc_vector::bind called with empty range: target `dut.sub_modules' (sc_vector_assembly) not initialised yet
+In file: <removed by verify.pl>
+
+Warning: (W807) sc_vector::bind called with empty range: target `dut.sub_modules' (sc_vector_assembly) empty destination range given
+In file: <removed by verify.pl>
+
+Warning: (W807) sc_vector::bind called with empty range: target `dut.in_vec' (sc_vector) empty destination range given
+In file: <removed by verify.pl>
+
+Warning: (W807) sc_vector::bind called with empty range: target `dut.in_vec' (sc_vector) empty destination range given
+In file: <removed by verify.pl>
+Success
diff --git a/src/systemc/tests/systemc/utils/sc_vector/test07/test07.cpp b/src/systemc/tests/systemc/utils/sc_vector/test07/test07.cpp
new file mode 100644
index 000000000..beed04b1f
--- /dev/null
+++ b/src/systemc/tests/systemc/utils/sc_vector/test07/test07.cpp
@@ -0,0 +1,105 @@
+/*****************************************************************************
+
+  Licensed to Accellera Systems Initiative Inc. (Accellera) under one or
+  more contributor license agreements.  See the NOTICE file distributed
+  with this work for additional information regarding copyright ownership.
+  Accellera licenses this file to you under the Apache License, Version 2.0
+  (the "License"); you may not use this file except in compliance with the
+  License.  You may obtain a copy of the License at
+
+    http://www.apache.org/licenses/LICENSE-2.0
+
+  Unless required by applicable law or agreed to in writing, software
+  distributed under the License is distributed on an "AS IS" BASIS,
+  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
+  implied.  See the License for the specific language governing
+  permissions and limitations under the License.
+
+ *****************************************************************************/
+
+/*****************************************************************************
+
+  test01.cpp -- Test sc_vector -- empty bindings
+
+  Original Author: Philipp A. Hartmann, OFFIS, 2011-02-14
+
+ *****************************************************************************/
+
+/*****************************************************************************
+
+  MODIFICATION LOG - modifiers, enter your name, affiliation, date and
+  changes you are making here.
+
+      Name, Affiliation, Date:
+  Description of Modification:
+
+ *****************************************************************************/
+
+#include "systemc.h"
+
+SC_MODULE( sub_module )
+{
+  sc_in<bool> in;
+  SC_CTOR(sub_module) {}
+};
+
+SC_MODULE( module )
+{
+  // vector of sub-modules
+  sc_vector< sub_module >  m_sub_vec;
+
+  // vector of ports
+  sc_vector< sc_in<bool> > in_vec;
+
+  module( sc_core::sc_module_name, unsigned n_sub )
+    : m_sub_vec( "sub_modules" )
+    , in_vec( "in_vec" )
+  {
+    // bind ports of submodules (before initialisation of module vector)
+    do_bind();
+
+    // initialise module vector
+    m_sub_vec.init( n_sub );
+
+    // bind ports of submodules (before initialisation of port vector)
+    do_bind();
+
+    // delayed initialisation of port vector
+    in_vec.init( n_sub );
+
+    // bind ports of submodules (should be fine now)
+    do_bind();
+  }
+
+  void do_bind()
+  {
+    try {
+      // bind ports of sub-modules -- sc_assemble_vector
+      sc_assemble_vector( m_sub_vec, &sub_module::in ).bind( in_vec );
+    } catch( sc_report const & rpt ) {
+      std::cout << rpt.what() << std::endl;
+    }
+  }
+};
+
+int sc_main(int , char* [])
+{
+  module m("dut", 4);
+  sc_vector< sc_signal<bool> > s("sig");
+
+  // bind ports to signals -- before initialisation of signal vector
+  m.in_vec( s );
+
+  s.init(4);
+
+  // bind empty range
+  m.in_vec( s.begin(), s.begin() );
+
+  // bind with full range
+  m.in_vec( s );
+
+  sc_start( SC_ZERO_TIME );
+
+  cout << "Success" << endl;
+  return 0;
+}
-- 
cgit v1.2.3