From 16e189fad21cd30a84fa736ac0dd7eb3dc9ba724 Mon Sep 17 00:00:00 2001
From: Gabe Black <gblack@eecs.umich.edu>
Date: Thu, 12 Jun 2008 00:45:52 -0400
Subject: X86: Bit scan forward/reverse were accidentally transposed.

---
 .../isa/insts/general_purpose/compare_and_test/bit_scan.py   | 12 ++++++------
 1 file changed, 6 insertions(+), 6 deletions(-)

(limited to 'src')

diff --git a/src/arch/x86/isa/insts/general_purpose/compare_and_test/bit_scan.py b/src/arch/x86/isa/insts/general_purpose/compare_and_test/bit_scan.py
index 71059e80d..a18437df3 100644
--- a/src/arch/x86/isa/insts/general_purpose/compare_and_test/bit_scan.py
+++ b/src/arch/x86/isa/insts/general_purpose/compare_and_test/bit_scan.py
@@ -82,7 +82,7 @@
 # Authors: Gabe Black
 
 microcode = '''
-def macroop BSF_R_R {
+def macroop BSR_R_R {
     # Determine if the input was zero, and also move it to a temp reg.
     movi t1, t1, t0, dataSize=8
     and t1, regm, regm, flags=(ZF,)
@@ -131,7 +131,7 @@ end:
     fault "NoFault"
 };
 
-def macroop BSF_R_M {
+def macroop BSR_R_M {
 
     movi t1, t1, t0, dataSize=8
     ld t1, seg, sib, disp
@@ -183,7 +183,7 @@ end:
     fault "NoFault"
 };
 
-def macroop BSF_R_P {
+def macroop BSR_R_P {
 
     rdip t7
     movi t1, t1, t0, dataSize=8
@@ -236,7 +236,7 @@ end:
     fault "NoFault"
 };
 
-def macroop BSR_R_R {
+def macroop BSF_R_R {
     # Determine if the input was zero, and also move it to a temp reg.
     mov t1, t1, t0, dataSize=8
     and t1, regm, regm, flags=(ZF,)
@@ -282,7 +282,7 @@ end:
     fault "NoFault"
 };
 
-def macroop BSR_R_M {
+def macroop BSF_R_M {
 
     mov t1, t1, t0, dataSize=8
     ld t1, seg, sib, disp
@@ -331,7 +331,7 @@ end:
     fault "NoFault"
 };
 
-def macroop BSR_R_P {
+def macroop BSF_R_P {
 
     rdip t7
     mov t1, t1, t0, dataSize=8
-- 
cgit v1.2.3