From b85690e239616b703881b7734b0559f61f9eb75e Mon Sep 17 00:00:00 2001 From: Ali Saidi Date: Tue, 15 May 2007 19:25:35 -0400 Subject: update all the regresstion tests for release --HG-- extra : convert_revision : 47e420b5b27e196a6e7a6424540923623bb3c4d2 --- .../50.vortex/ref/alpha/tru64/o3-timing/config.ini | 11 +- .../50.vortex/ref/alpha/tru64/o3-timing/config.out | 11 +- .../ref/alpha/tru64/o3-timing/m5stats.txt | 558 ++++++++++----------- .../ref/alpha/tru64/simple-atomic/config.ini | 1 + .../ref/alpha/tru64/simple-atomic/config.out | 1 + .../ref/alpha/tru64/simple-atomic/m5stats.txt | 8 +- .../ref/alpha/tru64/simple-timing/config.ini | 11 +- .../ref/alpha/tru64/simple-timing/config.out | 11 +- .../ref/alpha/tru64/simple-timing/m5stats.txt | 104 ++-- .../ref/sparc/linux/simple-atomic/config.ini | 1 + .../ref/sparc/linux/simple-atomic/config.out | 1 + .../ref/sparc/linux/simple-atomic/m5stats.txt | 8 +- .../50.vortex/ref/sparc/linux/simple-atomic/stdout | 4 +- .../ref/sparc/linux/simple-timing/config.ini | 11 +- .../ref/sparc/linux/simple-timing/config.out | 11 +- .../ref/sparc/linux/simple-timing/m5stats.txt | 114 ++--- .../50.vortex/ref/sparc/linux/simple-timing/stdout | 6 +- 17 files changed, 435 insertions(+), 437 deletions(-) (limited to 'tests/long/50.vortex') diff --git a/tests/long/50.vortex/ref/alpha/tru64/o3-timing/config.ini b/tests/long/50.vortex/ref/alpha/tru64/o3-timing/config.ini index 6aa726853..8c32bfa79 100644 --- a/tests/long/50.vortex/ref/alpha/tru64/o3-timing/config.ini +++ b/tests/long/50.vortex/ref/alpha/tru64/o3-timing/config.ini @@ -91,8 +91,7 @@ block_size=64 compressed_bus=false compression_latency=0 hash_delay=1 -hit_latency=1 -latency=1 +latency=1000 lifo=false max_miss_count=0 mshrs=10 @@ -267,8 +266,7 @@ block_size=64 compressed_bus=false compression_latency=0 hash_delay=1 -hit_latency=1 -latency=1 +latency=1000 lifo=false max_miss_count=0 mshrs=10 @@ -306,8 +304,7 @@ block_size=64 compressed_bus=false compression_latency=0 hash_delay=1 -hit_latency=1 -latency=1 +latency=1000 lifo=false max_miss_count=0 mshrs=10 @@ -339,6 +336,7 @@ mem_side=system.membus.port[1] [system.cpu.toL2Bus] type=Bus +block_size=64 bus_id=0 clock=1000 responder_set=false @@ -363,6 +361,7 @@ uid=100 [system.membus] type=Bus +block_size=64 bus_id=0 clock=1000 responder_set=false diff --git a/tests/long/50.vortex/ref/alpha/tru64/o3-timing/config.out b/tests/long/50.vortex/ref/alpha/tru64/o3-timing/config.out index e22560975..071b401c0 100644 --- a/tests/long/50.vortex/ref/alpha/tru64/o3-timing/config.out +++ b/tests/long/50.vortex/ref/alpha/tru64/o3-timing/config.out @@ -20,6 +20,7 @@ bus_id=0 clock=1000 width=64 responder_set=false +block_size=64 [system.cpu.workload] type=LiveProcess @@ -249,7 +250,7 @@ type=BaseCache size=131072 assoc=2 block_size=64 -latency=1 +latency=1000 mshrs=10 tgts_per_mshr=20 write_buffers=8 @@ -280,14 +281,13 @@ prefetch_policy=none prefetch_cache_check_push=true prefetch_use_cpu_id=true prefetch_data_accesses_only=false -hit_latency=1 [system.cpu.dcache] type=BaseCache size=262144 assoc=2 block_size=64 -latency=1 +latency=1000 mshrs=10 tgts_per_mshr=20 write_buffers=8 @@ -318,14 +318,13 @@ prefetch_policy=none prefetch_cache_check_push=true prefetch_use_cpu_id=true prefetch_data_accesses_only=false -hit_latency=1 [system.cpu.l2cache] type=BaseCache size=2097152 assoc=2 block_size=64 -latency=1 +latency=1000 mshrs=10 tgts_per_mshr=5 write_buffers=8 @@ -356,7 +355,6 @@ prefetch_policy=none prefetch_cache_check_push=true prefetch_use_cpu_id=true prefetch_data_accesses_only=false -hit_latency=1 [system.cpu.toL2Bus] type=Bus @@ -364,4 +362,5 @@ bus_id=0 clock=1000 width=64 responder_set=false +block_size=64 diff --git a/tests/long/50.vortex/ref/alpha/tru64/o3-timing/m5stats.txt b/tests/long/50.vortex/ref/alpha/tru64/o3-timing/m5stats.txt index 91b29d8d9..bf6f402cd 100644 --- a/tests/long/50.vortex/ref/alpha/tru64/o3-timing/m5stats.txt +++ b/tests/long/50.vortex/ref/alpha/tru64/o3-timing/m5stats.txt @@ -1,40 +1,40 @@ ---------- Begin Simulation Statistics ---------- global.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -global.BPredUnit.BTBHits 7744324 # Number of BTB hits -global.BPredUnit.BTBLookups 13591046 # Number of BTB lookups -global.BPredUnit.RASInCorrect 32932 # Number of incorrect RAS predictions. -global.BPredUnit.condIncorrect 452723 # Number of conditional branches incorrect -global.BPredUnit.condPredicted 10077718 # Number of conditional branches predicted -global.BPredUnit.lookups 15489897 # Number of BP lookups -global.BPredUnit.usedRAS 1844517 # Number of times the RAS was used to get a target. -host_inst_rate 108228 # Simulator instruction rate (inst/s) -host_mem_usage 159488 # Number of bytes of host memory used -host_seconds 735.41 # Real time elapsed on the host -host_tick_rate 23792996 # Simulator tick rate (ticks/s) -memdepunit.memDep.conflictingLoads 12942665 # Number of conflicting loads. -memdepunit.memDep.conflictingStores 11520420 # Number of conflicting stores. -memdepunit.memDep.insertedLoads 21780362 # Number of loads inserted to the mem dependence unit. -memdepunit.memDep.insertedStores 15866784 # Number of stores inserted to the mem dependence unit. +global.BPredUnit.BTBHits 7411086 # Number of BTB hits +global.BPredUnit.BTBLookups 13158968 # Number of BTB lookups +global.BPredUnit.RASInCorrect 32147 # Number of incorrect RAS predictions. +global.BPredUnit.condIncorrect 450892 # Number of conditional branches incorrect +global.BPredUnit.condPredicted 9746581 # Number of conditional branches predicted +global.BPredUnit.lookups 14988034 # Number of BP lookups +global.BPredUnit.usedRAS 1776543 # Number of times the RAS was used to get a target. +host_inst_rate 99683 # Simulator instruction rate (inst/s) +host_mem_usage 159476 # Number of bytes of host memory used +host_seconds 798.45 # Real time elapsed on the host +host_tick_rate 35303213 # Simulator tick rate (ticks/s) +memdepunit.memDep.conflictingLoads 9747985 # Number of conflicting loads. +memdepunit.memDep.conflictingStores 9298064 # Number of conflicting stores. +memdepunit.memDep.insertedLoads 21418262 # Number of loads inserted to the mem dependence unit. +memdepunit.memDep.insertedStores 15459606 # Number of stores inserted to the mem dependence unit. sim_freq 1000000000000 # Frequency of simulated ticks sim_insts 79591756 # Number of instructions simulated -sim_seconds 0.017498 # Number of seconds simulated -sim_ticks 17497602000 # Number of ticks simulated +sim_seconds 0.028188 # Number of seconds simulated +sim_ticks 28187684500 # Number of ticks simulated system.cpu.commit.COM:branches 13754477 # Number of branches committed -system.cpu.commit.COM:bw_lim_events 4260073 # number cycles where commit BW limit reached +system.cpu.commit.COM:bw_lim_events 3230574 # number cycles where commit BW limit reached system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits system.cpu.commit.COM:committed_per_cycle.start_dist # Number of insts commited each cycle -system.cpu.commit.COM:committed_per_cycle.samples 33996100 +system.cpu.commit.COM:committed_per_cycle.samples 55590975 system.cpu.commit.COM:committed_per_cycle.min_value 0 - 0 8358440 2458.65% - 1 8230566 2421.03% - 2 4712162 1386.09% - 3 3108634 914.41% - 4 2121957 624.18% - 5 1131901 332.95% - 6 1374606 404.34% - 7 697761 205.25% - 8 4260073 1253.11% + 0 26501535 4767.24% + 1 10970497 1973.43% + 2 5466463 983.34% + 3 3506601 630.79% + 4 2372940 426.86% + 5 1558557 280.36% + 6 1098347 197.58% + 7 885461 159.28% + 8 3230574 581.13% system.cpu.commit.COM:committed_per_cycle.max_value 8 system.cpu.commit.COM:committed_per_cycle.end_dist @@ -43,70 +43,70 @@ system.cpu.commit.COM:loads 20379399 # Nu system.cpu.commit.COM:membars 0 # Number of memory barriers committed system.cpu.commit.COM:refs 35224018 # Number of memory references committed system.cpu.commit.COM:swp_count 0 # Number of s/w prefetches committed -system.cpu.commit.branchMispredicts 356682 # The number of times a branch was mispredicted +system.cpu.commit.branchMispredicts 355366 # The number of times a branch was mispredicted system.cpu.commit.commitCommittedInsts 88340672 # The number of committed instructions system.cpu.commit.commitNonSpecStalls 4583 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.commitSquashedInsts 6565781 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 4551161 # The number of squashed insts skipped by commit system.cpu.committedInsts 79591756 # Number of Instructions Simulated system.cpu.committedInsts_total 79591756 # Number of Instructions Simulated -system.cpu.cpi 0.439684 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.439684 # CPI: Total CPI of All Threads -system.cpu.dcache.ReadReq_accesses 19603173 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_avg_miss_latency 4020.633151 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency 2686.323277 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_hits 19458721 # number of ReadReq hits -system.cpu.dcache.ReadReq_miss_latency 580788500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_rate 0.007369 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_misses 144452 # number of ReadReq misses -system.cpu.dcache.ReadReq_mshr_hits 82734 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_miss_latency 165794500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate 0.003148 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_misses 61718 # number of ReadReq MSHR misses +system.cpu.cpi 0.708309 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.708309 # CPI: Total CPI of All Threads +system.cpu.dcache.ReadReq_accesses 20049834 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_avg_miss_latency 4729.134904 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency 3349.390829 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_hits 19907503 # number of ReadReq hits +system.cpu.dcache.ReadReq_miss_latency 673102500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_rate 0.007099 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_misses 142331 # number of ReadReq misses +system.cpu.dcache.ReadReq_mshr_hits 80854 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_miss_latency 205910500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate 0.003066 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_misses 61477 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_accesses 14613377 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_avg_miss_latency 2642.114676 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency 3379.334983 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_hits 13777457 # number of WriteReq hits -system.cpu.dcache.WriteReq_miss_latency 2208596500 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_rate 0.057202 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_misses 835920 # number of WriteReq misses -system.cpu.dcache.WriteReq_mshr_hits 692465 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_miss_latency 484782500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_rate 0.009817 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_misses 143455 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_avg_miss_latency 3029.723364 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency 4119.889460 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_hits 14053363 # number of WriteReq hits +system.cpu.dcache.WriteReq_miss_latency 1696687500 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_rate 0.038322 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_misses 560014 # number of WriteReq misses +system.cpu.dcache.WriteReq_mshr_hits 416536 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_miss_latency 591113500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_rate 0.009818 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_misses 143478 # number of WriteReq MSHR misses system.cpu.dcache.avg_blocked_cycles_no_mshrs # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles_no_targets # average number of cycles each access was blocked -system.cpu.dcache.avg_refs 161.990993 # Average number of references to valid blocks. +system.cpu.dcache.avg_refs 165.699134 # Average number of references to valid blocks. system.cpu.dcache.blocked_no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles_no_targets 0 # number of cycles access was blocked system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.demand_accesses 34216550 # number of demand (read+write) accesses -system.cpu.dcache.demand_avg_miss_latency 2845.231198 # average overall miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency 3170.870436 # average overall mshr miss latency -system.cpu.dcache.demand_hits 33236178 # number of demand (read+write) hits -system.cpu.dcache.demand_miss_latency 2789385000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_rate 0.028652 # miss rate for demand accesses -system.cpu.dcache.demand_misses 980372 # number of demand (read+write) misses -system.cpu.dcache.demand_mshr_hits 775199 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_miss_latency 650577000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_rate 0.005996 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_misses 205173 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_accesses 34663211 # number of demand (read+write) accesses +system.cpu.dcache.demand_avg_miss_latency 3374.111014 # average overall miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency 3888.775585 # average overall mshr miss latency +system.cpu.dcache.demand_hits 33960866 # number of demand (read+write) hits +system.cpu.dcache.demand_miss_latency 2369790000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_rate 0.020262 # miss rate for demand accesses +system.cpu.dcache.demand_misses 702345 # number of demand (read+write) misses +system.cpu.dcache.demand_mshr_hits 497390 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_miss_latency 797024000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_rate 0.005913 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_misses 204955 # number of demand (read+write) MSHR misses system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.overall_accesses 34216550 # number of overall (read+write) accesses -system.cpu.dcache.overall_avg_miss_latency 2845.231198 # average overall miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency 3170.870436 # average overall mshr miss latency +system.cpu.dcache.overall_accesses 34663211 # number of overall (read+write) accesses +system.cpu.dcache.overall_avg_miss_latency 3374.111014 # average overall miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency 3888.775585 # average overall mshr miss latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency # average overall mshr uncacheable latency -system.cpu.dcache.overall_hits 33236178 # number of overall hits -system.cpu.dcache.overall_miss_latency 2789385000 # number of overall miss cycles -system.cpu.dcache.overall_miss_rate 0.028652 # miss rate for overall accesses -system.cpu.dcache.overall_misses 980372 # number of overall misses -system.cpu.dcache.overall_mshr_hits 775199 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_miss_latency 650577000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_rate 0.005996 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_misses 205173 # number of overall MSHR misses +system.cpu.dcache.overall_hits 33960866 # number of overall hits +system.cpu.dcache.overall_miss_latency 2369790000 # number of overall miss cycles +system.cpu.dcache.overall_miss_rate 0.020262 # miss rate for overall accesses +system.cpu.dcache.overall_misses 702345 # number of overall misses +system.cpu.dcache.overall_mshr_hits 497390 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_miss_latency 797024000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_rate 0.005913 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_misses 204955 # number of overall MSHR misses system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses system.cpu.dcache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache @@ -118,92 +118,92 @@ system.cpu.dcache.prefetcher.num_hwpf_issued 0 system.cpu.dcache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated system.cpu.dcache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page system.cpu.dcache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time -system.cpu.dcache.replacements 201077 # number of replacements -system.cpu.dcache.sampled_refs 205173 # Sample count of references to valid blocks. +system.cpu.dcache.replacements 200859 # number of replacements +system.cpu.dcache.sampled_refs 204955 # Sample count of references to valid blocks. system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.dcache.tagsinuse 4079.993551 # Cycle average of tags in use -system.cpu.dcache.total_refs 33236178 # Total number of references to valid blocks. -system.cpu.dcache.warmup_cycle 90338000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.writebacks 147781 # number of writebacks -system.cpu.decode.DECODE:BlockedCycles 1516721 # Number of cycles decode is blocked -system.cpu.decode.DECODE:BranchMispred 98391 # Number of times decode detected a branch misprediction -system.cpu.decode.DECODE:BranchResolved 3463978 # Number of times decode resolved a branch -system.cpu.decode.DECODE:DecodedInsts 98144908 # Number of instructions handled by decode -system.cpu.decode.DECODE:IdleCycles 14320248 # Number of cycles decode is idle -system.cpu.decode.DECODE:RunCycles 17547399 # Number of cycles decode is running -system.cpu.decode.DECODE:SquashCycles 999107 # Number of cycles decode is squashing -system.cpu.decode.DECODE:SquashedInsts 287801 # Number of squashed instructions handled by decode -system.cpu.decode.DECODE:UnblockCycles 611733 # Number of cycles decode is unblocking -system.cpu.fetch.Branches 15489897 # Number of branches that fetch encountered -system.cpu.fetch.CacheLines 12778073 # Number of cache lines fetched -system.cpu.fetch.Cycles 31147667 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.IcacheSquashes 14471 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.Insts 99913909 # Number of instructions fetch has processed -system.cpu.fetch.SquashCycles 465674 # Number of cycles fetch has spent squashing -system.cpu.fetch.branchRate 0.442629 # Number of branch fetches per cycle -system.cpu.fetch.icacheStallCycles 12778073 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.predictedBranches 9588841 # Number of branches that fetch has predicted taken -system.cpu.fetch.rate 2.855074 # Number of inst fetches per cycle +system.cpu.dcache.tagsinuse 4080.110580 # Cycle average of tags in use +system.cpu.dcache.total_refs 33960866 # Total number of references to valid blocks. +system.cpu.dcache.warmup_cycle 144827000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.writebacks 147753 # number of writebacks +system.cpu.decode.DECODE:BlockedCycles 583473 # Number of cycles decode is blocked +system.cpu.decode.DECODE:BranchMispred 97307 # Number of times decode detected a branch misprediction +system.cpu.decode.DECODE:BranchResolved 3380270 # Number of times decode resolved a branch +system.cpu.decode.DECODE:DecodedInsts 95203508 # Number of instructions handled by decode +system.cpu.decode.DECODE:IdleCycles 37386702 # Number of cycles decode is idle +system.cpu.decode.DECODE:RunCycles 17614461 # Number of cycles decode is running +system.cpu.decode.DECODE:SquashCycles 784542 # Number of cycles decode is squashing +system.cpu.decode.DECODE:SquashedInsts 292514 # Number of squashed instructions handled by decode +system.cpu.decode.DECODE:UnblockCycles 6340 # Number of cycles decode is unblocking +system.cpu.fetch.Branches 14988034 # Number of branches that fetch encountered +system.cpu.fetch.CacheLines 12416477 # Number of cache lines fetched +system.cpu.fetch.Cycles 30119953 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.IcacheSquashes 260035 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.Insts 96279919 # Number of instructions fetch has processed +system.cpu.fetch.SquashCycles 467393 # Number of cycles fetch has spent squashing +system.cpu.fetch.branchRate 0.265861 # Number of branch fetches per cycle +system.cpu.fetch.icacheStallCycles 12416477 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.predictedBranches 9187629 # Number of branches that fetch has predicted taken +system.cpu.fetch.rate 1.707832 # Number of inst fetches per cycle system.cpu.fetch.rateDist.start_dist # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist.samples 34995208 +system.cpu.fetch.rateDist.samples 56375518 system.cpu.fetch.rateDist.min_value 0 - 0 16625619 4750.83% - 1 1365816 390.29% - 2 1258616 359.65% - 3 1410956 403.19% - 4 3900976 1114.72% - 5 1678758 479.71% - 6 612174 174.93% - 7 1011089 288.92% - 8 7131204 2037.77% + 0 38672046 6859.72% + 1 1321940 234.49% + 2 1201428 213.11% + 3 1338454 237.42% + 4 3789980 672.27% + 5 1624217 288.11% + 6 592859 105.16% + 7 975150 172.97% + 8 6859444 1216.74% system.cpu.fetch.rateDist.max_value 8 system.cpu.fetch.rateDist.end_dist -system.cpu.icache.ReadReq_accesses 12778073 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_avg_miss_latency 2888.242687 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency 1894.538715 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_hits 12690553 # number of ReadReq hits -system.cpu.icache.ReadReq_miss_latency 252779000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_rate 0.006849 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_misses 87520 # number of ReadReq misses -system.cpu.icache.ReadReq_mshr_hits 654 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_miss_latency 164571000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate 0.006798 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_misses 86866 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_accesses 12416477 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_avg_miss_latency 3477.694454 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency 2488.876340 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_hits 12330467 # number of ReadReq hits +system.cpu.icache.ReadReq_miss_latency 299116500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_rate 0.006927 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_misses 86010 # number of ReadReq misses +system.cpu.icache.ReadReq_mshr_hits 1011 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_miss_latency 211552000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate 0.006846 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_misses 84999 # number of ReadReq MSHR misses system.cpu.icache.avg_blocked_cycles_no_mshrs # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles_no_targets # average number of cycles each access was blocked -system.cpu.icache.avg_refs 146.093443 # Average number of references to valid blocks. +system.cpu.icache.avg_refs 145.066024 # Average number of references to valid blocks. system.cpu.icache.blocked_no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles_no_targets 0 # number of cycles access was blocked system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.demand_accesses 12778073 # number of demand (read+write) accesses -system.cpu.icache.demand_avg_miss_latency 2888.242687 # average overall miss latency -system.cpu.icache.demand_avg_mshr_miss_latency 1894.538715 # average overall mshr miss latency -system.cpu.icache.demand_hits 12690553 # number of demand (read+write) hits -system.cpu.icache.demand_miss_latency 252779000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_rate 0.006849 # miss rate for demand accesses -system.cpu.icache.demand_misses 87520 # number of demand (read+write) misses -system.cpu.icache.demand_mshr_hits 654 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_miss_latency 164571000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_rate 0.006798 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_misses 86866 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_accesses 12416477 # number of demand (read+write) accesses +system.cpu.icache.demand_avg_miss_latency 3477.694454 # average overall miss latency +system.cpu.icache.demand_avg_mshr_miss_latency 2488.876340 # average overall mshr miss latency +system.cpu.icache.demand_hits 12330467 # number of demand (read+write) hits +system.cpu.icache.demand_miss_latency 299116500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_rate 0.006927 # miss rate for demand accesses +system.cpu.icache.demand_misses 86010 # number of demand (read+write) misses +system.cpu.icache.demand_mshr_hits 1011 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_miss_latency 211552000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_rate 0.006846 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_misses 84999 # number of demand (read+write) MSHR misses system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.overall_accesses 12778073 # number of overall (read+write) accesses -system.cpu.icache.overall_avg_miss_latency 2888.242687 # average overall miss latency -system.cpu.icache.overall_avg_mshr_miss_latency 1894.538715 # average overall mshr miss latency +system.cpu.icache.overall_accesses 12416477 # number of overall (read+write) accesses +system.cpu.icache.overall_avg_miss_latency 3477.694454 # average overall miss latency +system.cpu.icache.overall_avg_mshr_miss_latency 2488.876340 # average overall mshr miss latency system.cpu.icache.overall_avg_mshr_uncacheable_latency # average overall mshr uncacheable latency -system.cpu.icache.overall_hits 12690553 # number of overall hits -system.cpu.icache.overall_miss_latency 252779000 # number of overall miss cycles -system.cpu.icache.overall_miss_rate 0.006849 # miss rate for overall accesses -system.cpu.icache.overall_misses 87520 # number of overall misses -system.cpu.icache.overall_mshr_hits 654 # number of overall MSHR hits -system.cpu.icache.overall_mshr_miss_latency 164571000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_rate 0.006798 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_misses 86866 # number of overall MSHR misses +system.cpu.icache.overall_hits 12330467 # number of overall hits +system.cpu.icache.overall_miss_latency 299116500 # number of overall miss cycles +system.cpu.icache.overall_miss_rate 0.006927 # miss rate for overall accesses +system.cpu.icache.overall_misses 86010 # number of overall misses +system.cpu.icache.overall_mshr_hits 1011 # number of overall MSHR hits +system.cpu.icache.overall_mshr_miss_latency 211552000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_rate 0.006846 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_misses 84999 # number of overall MSHR misses system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses system.cpu.icache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache @@ -215,80 +215,80 @@ system.cpu.icache.prefetcher.num_hwpf_issued 0 system.cpu.icache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated system.cpu.icache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page system.cpu.icache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time -system.cpu.icache.replacements 84818 # number of replacements -system.cpu.icache.sampled_refs 86866 # Sample count of references to valid blocks. +system.cpu.icache.replacements 82951 # number of replacements +system.cpu.icache.sampled_refs 84999 # Sample count of references to valid blocks. system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.icache.tagsinuse 1921.828467 # Cycle average of tags in use -system.cpu.icache.total_refs 12690553 # Total number of references to valid blocks. -system.cpu.icache.warmup_cycle 15230287000 # Cycle when the warmup percentage was hit. +system.cpu.icache.tagsinuse 1918.432617 # Cycle average of tags in use +system.cpu.icache.total_refs 12330467 # Total number of references to valid blocks. +system.cpu.icache.warmup_cycle 24669337000 # Cycle when the warmup percentage was hit. system.cpu.icache.writebacks 0 # number of writebacks -system.cpu.idleCycles 6484 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.iew.EXEC:branches 14304724 # Number of branches executed -system.cpu.iew.EXEC:nop 9152219 # number of nop insts executed -system.cpu.iew.EXEC:rate 2.363053 # Inst execution rate -system.cpu.iew.EXEC:refs 36160680 # number of memory reference insts executed -system.cpu.iew.EXEC:stores 15116998 # Number of stores executed +system.cpu.idleCycles 25301 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.iew.EXEC:branches 14196900 # Number of branches executed +system.cpu.iew.EXEC:nop 9006488 # number of nop insts executed +system.cpu.iew.EXEC:rate 1.455602 # Inst execution rate +system.cpu.iew.EXEC:refs 36045074 # number of memory reference insts executed +system.cpu.iew.EXEC:stores 15052480 # Number of stores executed system.cpu.iew.EXEC:swp 0 # number of swp insts executed -system.cpu.iew.WB:consumers 43283574 # num instructions consuming a value -system.cpu.iew.WB:count 82548148 # cumulative count of insts written-back -system.cpu.iew.WB:fanout 0.757836 # average fanout of values written-back +system.cpu.iew.WB:consumers 39431808 # num instructions consuming a value +system.cpu.iew.WB:count 81784655 # cumulative count of insts written-back +system.cpu.iew.WB:fanout 0.769564 # average fanout of values written-back system.cpu.iew.WB:penalized 0 # number of instrctions required to write to 'other' IQ system.cpu.iew.WB:penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.iew.WB:producers 32801872 # num instructions producing a value -system.cpu.iew.WB:rate 2.358841 # insts written-back per cycle -system.cpu.iew.WB:sent 82621578 # cumulative count of insts sent to commit -system.cpu.iew.branchMispredicts 398195 # Number of branch mispredicts detected at execute -system.cpu.iew.iewBlockCycles 20355 # Number of cycles IEW is blocking -system.cpu.iew.iewDispLoadInsts 21780362 # Number of dispatched load instructions -system.cpu.iew.iewDispNonSpecInsts 4681 # Number of dispatched non-speculative instructions -system.cpu.iew.iewDispSquashedInsts 352010 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispStoreInsts 15866784 # Number of dispatched store instructions -system.cpu.iew.iewDispatchedInsts 94903979 # Number of instructions dispatched to IQ -system.cpu.iew.iewExecLoadInsts 21043682 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 752566 # Number of squashed instructions skipped in execute -system.cpu.iew.iewExecutedInsts 82695525 # Number of executed instructions -system.cpu.iew.iewIQFullEvents 5889 # Number of times the IQ has become full, causing a stall +system.cpu.iew.WB:producers 30345313 # num instructions producing a value +system.cpu.iew.WB:rate 1.450712 # insts written-back per cycle +system.cpu.iew.WB:sent 81828309 # cumulative count of insts sent to commit +system.cpu.iew.branchMispredicts 387091 # Number of branch mispredicts detected at execute +system.cpu.iew.iewBlockCycles 10156 # Number of cycles IEW is blocking +system.cpu.iew.iewDispLoadInsts 21418262 # Number of dispatched load instructions +system.cpu.iew.iewDispNonSpecInsts 4652 # Number of dispatched non-speculative instructions +system.cpu.iew.iewDispSquashedInsts 597409 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispStoreInsts 15459606 # Number of dispatched store instructions +system.cpu.iew.iewDispatchedInsts 92891480 # Number of instructions dispatched to IQ +system.cpu.iew.iewExecLoadInsts 20992594 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 333391 # Number of squashed instructions skipped in execute +system.cpu.iew.iewExecutedInsts 82060341 # Number of executed instructions +system.cpu.iew.iewIQFullEvents 141 # Number of times the IQ has become full, causing a stall system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewLSQFullEvents 132 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.iewSquashCycles 999107 # Number of cycles IEW is squashing -system.cpu.iew.iewUnblockCycles 7135 # Number of cycles IEW is unblocking +system.cpu.iew.iewLSQFullEvents 37 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.iewSquashCycles 784542 # Number of cycles IEW is squashing +system.cpu.iew.iewUnblockCycles 478 # Number of cycles IEW is unblocking system.cpu.iew.lsq.thread.0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread.0.cacheBlocked 8 # Number of times an access to memory failed due to the cache being blocked -system.cpu.iew.lsq.thread.0.forwLoads 1325562 # Number of loads that had data forwarded from stores -system.cpu.iew.lsq.thread.0.ignoredResponses 2239 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread.0.cacheBlocked 2 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread.0.forwLoads 828061 # Number of loads that had data forwarded from stores +system.cpu.iew.lsq.thread.0.ignoredResponses 554 # Number of memory responses ignored because the instruction is squashed system.cpu.iew.lsq.thread.0.invAddrLoads 0 # Number of loads ignored due to an invalid address system.cpu.iew.lsq.thread.0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address -system.cpu.iew.lsq.thread.0.memOrderViolation 16849 # Number of memory ordering violations -system.cpu.iew.lsq.thread.0.rescheduledLoads 1491 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread.0.squashedLoads 1400963 # Number of loads squashed -system.cpu.iew.lsq.thread.0.squashedStores 1022165 # Number of stores squashed -system.cpu.iew.memOrderViolationEvents 16849 # Number of memory order violations -system.cpu.iew.predictedNotTakenIncorrect 105190 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.predictedTakenIncorrect 293005 # Number of branches that were predicted taken incorrectly -system.cpu.ipc 2.274362 # IPC: Instructions Per Cycle -system.cpu.ipc_total 2.274362 # IPC: Total IPC of All Threads -system.cpu.iq.ISSUE:FU_type_0 83448091 # Type of FU issued +system.cpu.iew.lsq.thread.0.memOrderViolation 19340 # Number of memory ordering violations +system.cpu.iew.lsq.thread.0.rescheduledLoads 1425 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread.0.squashedLoads 1038863 # Number of loads squashed +system.cpu.iew.lsq.thread.0.squashedStores 614987 # Number of stores squashed +system.cpu.iew.memOrderViolationEvents 19340 # Number of memory order violations +system.cpu.iew.predictedNotTakenIncorrect 103732 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.predictedTakenIncorrect 283359 # Number of branches that were predicted taken incorrectly +system.cpu.ipc 1.411814 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.411814 # IPC: Total IPC of All Threads +system.cpu.iq.ISSUE:FU_type_0 82393732 # Type of FU issued system.cpu.iq.ISSUE:FU_type_0.start_dist (null) 0 0.00% # Type of FU issued - IntAlu 46687810 55.95% # Type of FU issued - IntMult 45238 0.05% # Type of FU issued + IntAlu 45892607 55.70% # Type of FU issued + IntMult 44107 0.05% # Type of FU issued IntDiv 0 0.00% # Type of FU issued - FloatAdd 120004 0.14% # Type of FU issued + FloatAdd 116900 0.14% # Type of FU issued FloatCmp 87 0.00% # Type of FU issued - FloatCvt 122290 0.15% # Type of FU issued + FloatCvt 120453 0.15% # Type of FU issued FloatMult 50 0.00% # Type of FU issued - FloatDiv 37770 0.05% # Type of FU issued + FloatDiv 37768 0.05% # Type of FU issued FloatSqrt 0 0.00% # Type of FU issued - MemRead 21206489 25.41% # Type of FU issued - MemWrite 15228353 18.25% # Type of FU issued + MemRead 21065064 25.57% # Type of FU issued + MemWrite 15116696 18.35% # Type of FU issued IprAccess 0 0.00% # Type of FU issued InstPrefetch 0 0.00% # Type of FU issued system.cpu.iq.ISSUE:FU_type_0.end_dist -system.cpu.iq.ISSUE:fu_busy_cnt 1422206 # FU busy when requested -system.cpu.iq.ISSUE:fu_busy_rate 0.017043 # FU busy rate (busy events/executed inst) +system.cpu.iq.ISSUE:fu_busy_cnt 898002 # FU busy when requested +system.cpu.iq.ISSUE:fu_busy_rate 0.010899 # FU busy rate (busy events/executed inst) system.cpu.iq.ISSUE:fu_full.start_dist (null) 0 0.00% # attempts to use FU when none available - IntAlu 169452 11.91% # attempts to use FU when none available + IntAlu 168043 18.71% # attempts to use FU when none available IntMult 0 0.00% # attempts to use FU when none available IntDiv 0 0.00% # attempts to use FU when none available FloatAdd 0 0.00% # attempts to use FU when none available @@ -297,84 +297,84 @@ system.cpu.iq.ISSUE:fu_full.start_dist FloatMult 0 0.00% # attempts to use FU when none available FloatDiv 0 0.00% # attempts to use FU when none available FloatSqrt 0 0.00% # attempts to use FU when none available - MemRead 649726 45.68% # attempts to use FU when none available - MemWrite 603028 42.40% # attempts to use FU when none available + MemRead 309725 34.49% # attempts to use FU when none available + MemWrite 420234 46.80% # attempts to use FU when none available IprAccess 0 0.00% # attempts to use FU when none available InstPrefetch 0 0.00% # attempts to use FU when none available system.cpu.iq.ISSUE:fu_full.end_dist system.cpu.iq.ISSUE:issued_per_cycle.start_dist # Number of insts issued each cycle -system.cpu.iq.ISSUE:issued_per_cycle.samples 34995208 +system.cpu.iq.ISSUE:issued_per_cycle.samples 56375518 system.cpu.iq.ISSUE:issued_per_cycle.min_value 0 - 0 5876071 1679.11% - 1 8518834 2434.29% - 2 6419045 1834.26% - 3 4436708 1267.80% - 4 4423684 1264.08% - 5 2554091 729.84% - 6 1512126 432.10% - 7 794096 226.92% - 8 460553 131.60% + 0 22612550 4011.06% + 1 13769796 2442.51% + 2 7834961 1389.78% + 3 4029672 714.79% + 4 3712649 658.56% + 5 1993297 353.57% + 6 1449259 257.07% + 7 434309 77.04% + 8 539025 95.61% system.cpu.iq.ISSUE:issued_per_cycle.max_value 8 system.cpu.iq.ISSUE:issued_per_cycle.end_dist -system.cpu.iq.ISSUE:rate 2.384558 # Inst issue rate -system.cpu.iq.iqInstsAdded 85747079 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqInstsIssued 83448091 # Number of instructions issued -system.cpu.iq.iqNonSpecInstsAdded 4681 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqSquashedInstsExamined 5951026 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedInstsIssued 23998 # Number of squashed instructions issued -system.cpu.iq.iqSquashedNonSpecRemoved 98 # Number of squashed non-spec instructions that were removed -system.cpu.iq.iqSquashedOperandsExamined 4012087 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.l2cache.ReadReq_accesses 291992 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_avg_miss_latency 3325.548649 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 1922.235296 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_hits 122257 # number of ReadReq hits -system.cpu.l2cache.ReadReq_miss_latency 564462000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_rate 0.581300 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_misses 169735 # number of ReadReq misses -system.cpu.l2cache.ReadReq_mshr_miss_latency 326270608 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate 0.581300 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_misses 169735 # number of ReadReq MSHR misses -system.cpu.l2cache.Writeback_accesses 147781 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_hits 147317 # number of Writeback hits -system.cpu.l2cache.Writeback_miss_rate 0.003140 # miss rate for Writeback accesses -system.cpu.l2cache.Writeback_misses 464 # number of Writeback misses -system.cpu.l2cache.Writeback_mshr_miss_rate 0.003140 # mshr miss rate for Writeback accesses -system.cpu.l2cache.Writeback_mshr_misses 464 # number of Writeback MSHR misses +system.cpu.iq.ISSUE:rate 1.461516 # Inst issue rate +system.cpu.iq.iqInstsAdded 83880340 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqInstsIssued 82393732 # Number of instructions issued +system.cpu.iq.iqNonSpecInstsAdded 4652 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqSquashedInstsExamined 4104955 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedInstsIssued 35761 # Number of squashed instructions issued +system.cpu.iq.iqSquashedNonSpecRemoved 69 # Number of squashed non-spec instructions that were removed +system.cpu.iq.iqSquashedOperandsExamined 2730801 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.l2cache.ReadReq_accesses 289883 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_avg_miss_latency 4226.385671 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 2218.670959 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_hits 120272 # number of ReadReq hits +system.cpu.l2cache.ReadReq_miss_latency 716841500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_rate 0.585102 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_misses 169611 # number of ReadReq misses +system.cpu.l2cache.ReadReq_mshr_miss_latency 376311000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate 0.585102 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_misses 169611 # number of ReadReq MSHR misses +system.cpu.l2cache.Writeback_accesses 147753 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_hits 147292 # number of Writeback hits +system.cpu.l2cache.Writeback_miss_rate 0.003120 # miss rate for Writeback accesses +system.cpu.l2cache.Writeback_misses 461 # number of Writeback misses +system.cpu.l2cache.Writeback_mshr_miss_rate 0.003120 # mshr miss rate for Writeback accesses +system.cpu.l2cache.Writeback_mshr_misses 461 # number of Writeback MSHR misses system.cpu.l2cache.avg_blocked_cycles_no_mshrs # average number of cycles each access was blocked system.cpu.l2cache.avg_blocked_cycles_no_targets # average number of cycles each access was blocked -system.cpu.l2cache.avg_refs 1.588205 # Average number of references to valid blocks. +system.cpu.l2cache.avg_refs 1.577516 # Average number of references to valid blocks. system.cpu.l2cache.blocked_no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles_no_targets 0 # number of cycles access was blocked system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.demand_accesses 291992 # number of demand (read+write) accesses -system.cpu.l2cache.demand_avg_miss_latency 3325.548649 # average overall miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency 1922.235296 # average overall mshr miss latency -system.cpu.l2cache.demand_hits 122257 # number of demand (read+write) hits -system.cpu.l2cache.demand_miss_latency 564462000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_rate 0.581300 # miss rate for demand accesses -system.cpu.l2cache.demand_misses 169735 # number of demand (read+write) misses +system.cpu.l2cache.demand_accesses 289883 # number of demand (read+write) accesses +system.cpu.l2cache.demand_avg_miss_latency 4226.385671 # average overall miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency 2218.670959 # average overall mshr miss latency +system.cpu.l2cache.demand_hits 120272 # number of demand (read+write) hits +system.cpu.l2cache.demand_miss_latency 716841500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_rate 0.585102 # miss rate for demand accesses +system.cpu.l2cache.demand_misses 169611 # number of demand (read+write) misses system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_miss_latency 326270608 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_rate 0.581300 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_misses 169735 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_miss_latency 376311000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_rate 0.585102 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_misses 169611 # number of demand (read+write) MSHR misses system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.overall_accesses 439773 # number of overall (read+write) accesses -system.cpu.l2cache.overall_avg_miss_latency 3316.482471 # average overall miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency 1922.235296 # average overall mshr miss latency +system.cpu.l2cache.overall_accesses 437636 # number of overall (read+write) accesses +system.cpu.l2cache.overall_avg_miss_latency 4214.929559 # average overall miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency 2218.670959 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency # average overall mshr uncacheable latency -system.cpu.l2cache.overall_hits 269574 # number of overall hits -system.cpu.l2cache.overall_miss_latency 564462000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_rate 0.387016 # miss rate for overall accesses -system.cpu.l2cache.overall_misses 170199 # number of overall misses +system.cpu.l2cache.overall_hits 267564 # number of overall hits +system.cpu.l2cache.overall_miss_latency 716841500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_rate 0.388615 # miss rate for overall accesses +system.cpu.l2cache.overall_misses 170072 # number of overall misses system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_miss_latency 326270608 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_rate 0.385960 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_misses 169735 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_miss_latency 376311000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_rate 0.387562 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_misses 169611 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses system.cpu.l2cache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache @@ -386,31 +386,31 @@ system.cpu.l2cache.prefetcher.num_hwpf_issued 0 system.cpu.l2cache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated system.cpu.l2cache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page system.cpu.l2cache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time -system.cpu.l2cache.replacements 136967 # number of replacements -system.cpu.l2cache.sampled_refs 169735 # Sample count of references to valid blocks. +system.cpu.l2cache.replacements 136843 # number of replacements +system.cpu.l2cache.sampled_refs 169611 # Sample count of references to valid blocks. system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.l2cache.tagsinuse 32064.700481 # Cycle average of tags in use -system.cpu.l2cache.total_refs 269574 # Total number of references to valid blocks. -system.cpu.l2cache.warmup_cycle 8508988000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.writebacks 115938 # number of writebacks -system.cpu.numCycles 34995208 # number of cpu cycles simulated -system.cpu.rename.RENAME:BlockCycles 201241 # Number of cycles rename is blocking +system.cpu.l2cache.tagsinuse 32058.525051 # Cycle average of tags in use +system.cpu.l2cache.total_refs 267564 # Total number of references to valid blocks. +system.cpu.l2cache.warmup_cycle 13792867000 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.writebacks 115936 # number of writebacks +system.cpu.numCycles 56375518 # number of cpu cycles simulated +system.cpu.rename.RENAME:BlockCycles 238131 # Number of cycles rename is blocking system.cpu.rename.RENAME:CommittedMaps 52546881 # Number of HB maps that are committed -system.cpu.rename.RENAME:IQFullEvents 31178 # Number of times rename has blocked due to IQ full -system.cpu.rename.RENAME:IdleCycles 14721876 # Number of cycles rename is idle -system.cpu.rename.RENAME:LSQFullEvents 1110145 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RENAME:RenameLookups 117085470 # Number of register rename lookups that rename has made -system.cpu.rename.RENAME:RenamedInsts 96973574 # Number of instructions processed by rename -system.cpu.rename.RENAME:RenamedOperands 58152082 # Number of destination operands rename has renamed -system.cpu.rename.RENAME:RunCycles 17754494 # Number of cycles rename is running -system.cpu.rename.RENAME:SquashCycles 999107 # Number of cycles rename is squashing -system.cpu.rename.RENAME:UnblockCycles 1242602 # Number of cycles rename is unblocking -system.cpu.rename.RENAME:UndoneMaps 5605201 # Number of HB maps that are undone due to squashing -system.cpu.rename.RENAME:serializeStallCycles 75888 # count of cycles rename stalled for serializing inst -system.cpu.rename.RENAME:serializingInsts 4701 # count of serializing insts renamed -system.cpu.rename.RENAME:skidInsts 2792735 # count of insts added to the skid buffer -system.cpu.rename.RENAME:tempSerializingInsts 4699 # count of temporary serializing insts renamed -system.cpu.timesIdled 16 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.rename.RENAME:IQFullEvents 31030 # Number of times rename has blocked due to IQ full +system.cpu.rename.RENAME:IdleCycles 37626801 # Number of cycles rename is idle +system.cpu.rename.RENAME:LSQFullEvents 240022 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RENAME:RenameLookups 113729051 # Number of register rename lookups that rename has made +system.cpu.rename.RENAME:RenamedInsts 94390828 # Number of instructions processed by rename +system.cpu.rename.RENAME:RenamedOperands 56605918 # Number of destination operands rename has renamed +system.cpu.rename.RENAME:RunCycles 17378620 # Number of cycles rename is running +system.cpu.rename.RENAME:SquashCycles 784542 # Number of cycles rename is squashing +system.cpu.rename.RENAME:UnblockCycles 281505 # Number of cycles rename is unblocking +system.cpu.rename.RENAME:UndoneMaps 4059037 # Number of HB maps that are undone due to squashing +system.cpu.rename.RENAME:serializeStallCycles 65919 # count of cycles rename stalled for serializing inst +system.cpu.rename.RENAME:serializingInsts 4656 # count of serializing insts renamed +system.cpu.rename.RENAME:skidInsts 641192 # count of insts added to the skid buffer +system.cpu.rename.RENAME:tempSerializingInsts 4654 # count of temporary serializing insts renamed +system.cpu.timesIdled 199 # Number of times that the entire CPU went into an idle state and unscheduled itself system.cpu.workload.PROG:num_syscalls 4583 # Number of system calls ---------- End Simulation Statistics ---------- diff --git a/tests/long/50.vortex/ref/alpha/tru64/simple-atomic/config.ini b/tests/long/50.vortex/ref/alpha/tru64/simple-atomic/config.ini index 57d9578d2..5339d79af 100644 --- a/tests/long/50.vortex/ref/alpha/tru64/simple-atomic/config.ini +++ b/tests/long/50.vortex/ref/alpha/tru64/simple-atomic/config.ini @@ -48,6 +48,7 @@ uid=100 [system.membus] type=Bus +block_size=64 bus_id=0 clock=1000 responder_set=false diff --git a/tests/long/50.vortex/ref/alpha/tru64/simple-atomic/config.out b/tests/long/50.vortex/ref/alpha/tru64/simple-atomic/config.out index fbb08bf4b..bf2c5c795 100644 --- a/tests/long/50.vortex/ref/alpha/tru64/simple-atomic/config.out +++ b/tests/long/50.vortex/ref/alpha/tru64/simple-atomic/config.out @@ -20,6 +20,7 @@ bus_id=0 clock=1000 width=64 responder_set=false +block_size=64 [system.cpu.workload] type=LiveProcess diff --git a/tests/long/50.vortex/ref/alpha/tru64/simple-atomic/m5stats.txt b/tests/long/50.vortex/ref/alpha/tru64/simple-atomic/m5stats.txt index 8a03d8929..16fb6367e 100644 --- a/tests/long/50.vortex/ref/alpha/tru64/simple-atomic/m5stats.txt +++ b/tests/long/50.vortex/ref/alpha/tru64/simple-atomic/m5stats.txt @@ -1,9 +1,9 @@ ---------- Begin Simulation Statistics ---------- -host_inst_rate 842354 # Simulator instruction rate (inst/s) -host_mem_usage 152996 # Number of bytes of host memory used -host_seconds 104.87 # Real time elapsed on the host -host_tick_rate 421175511 # Simulator tick rate (ticks/s) +host_inst_rate 840697 # Simulator instruction rate (inst/s) +host_mem_usage 152968 # Number of bytes of host memory used +host_seconds 105.08 # Real time elapsed on the host +host_tick_rate 420346781 # Simulator tick rate (ticks/s) sim_freq 1000000000000 # Frequency of simulated ticks sim_insts 88340674 # Number of instructions simulated sim_seconds 0.044170 # Number of seconds simulated diff --git a/tests/long/50.vortex/ref/alpha/tru64/simple-timing/config.ini b/tests/long/50.vortex/ref/alpha/tru64/simple-timing/config.ini index 2f49c7692..4c8661842 100644 --- a/tests/long/50.vortex/ref/alpha/tru64/simple-timing/config.ini +++ b/tests/long/50.vortex/ref/alpha/tru64/simple-timing/config.ini @@ -36,8 +36,7 @@ block_size=64 compressed_bus=false compression_latency=0 hash_delay=1 -hit_latency=1 -latency=1 +latency=1000 lifo=false max_miss_count=0 mshrs=10 @@ -75,8 +74,7 @@ block_size=64 compressed_bus=false compression_latency=0 hash_delay=1 -hit_latency=1 -latency=1 +latency=1000 lifo=false max_miss_count=0 mshrs=10 @@ -114,8 +112,7 @@ block_size=64 compressed_bus=false compression_latency=0 hash_delay=1 -hit_latency=1 -latency=1 +latency=10000 lifo=false max_miss_count=0 mshrs=10 @@ -147,6 +144,7 @@ mem_side=system.membus.port[1] [system.cpu.toL2Bus] type=Bus +block_size=64 bus_id=0 clock=1000 responder_set=false @@ -171,6 +169,7 @@ uid=100 [system.membus] type=Bus +block_size=64 bus_id=0 clock=1000 responder_set=false diff --git a/tests/long/50.vortex/ref/alpha/tru64/simple-timing/config.out b/tests/long/50.vortex/ref/alpha/tru64/simple-timing/config.out index c1faaa3e6..c0cb264bc 100644 --- a/tests/long/50.vortex/ref/alpha/tru64/simple-timing/config.out +++ b/tests/long/50.vortex/ref/alpha/tru64/simple-timing/config.out @@ -20,6 +20,7 @@ bus_id=0 clock=1000 width=64 responder_set=false +block_size=64 [system.cpu.workload] type=LiveProcess @@ -61,13 +62,14 @@ bus_id=0 clock=1000 width=64 responder_set=false +block_size=64 [system.cpu.icache] type=BaseCache size=131072 assoc=2 block_size=64 -latency=1 +latency=1000 mshrs=10 tgts_per_mshr=5 write_buffers=8 @@ -98,14 +100,13 @@ prefetch_policy=none prefetch_cache_check_push=true prefetch_use_cpu_id=true prefetch_data_accesses_only=false -hit_latency=1 [system.cpu.dcache] type=BaseCache size=262144 assoc=2 block_size=64 -latency=1 +latency=1000 mshrs=10 tgts_per_mshr=5 write_buffers=8 @@ -136,14 +137,13 @@ prefetch_policy=none prefetch_cache_check_push=true prefetch_use_cpu_id=true prefetch_data_accesses_only=false -hit_latency=1 [system.cpu.l2cache] type=BaseCache size=2097152 assoc=2 block_size=64 -latency=1 +latency=10000 mshrs=10 tgts_per_mshr=5 write_buffers=8 @@ -174,5 +174,4 @@ prefetch_policy=none prefetch_cache_check_push=true prefetch_use_cpu_id=true prefetch_data_accesses_only=false -hit_latency=1 diff --git a/tests/long/50.vortex/ref/alpha/tru64/simple-timing/m5stats.txt b/tests/long/50.vortex/ref/alpha/tru64/simple-timing/m5stats.txt index 939083267..107c46644 100644 --- a/tests/long/50.vortex/ref/alpha/tru64/simple-timing/m5stats.txt +++ b/tests/long/50.vortex/ref/alpha/tru64/simple-timing/m5stats.txt @@ -1,31 +1,31 @@ ---------- Begin Simulation Statistics ---------- -host_inst_rate 562157 # Simulator instruction rate (inst/s) -host_mem_usage 158620 # Number of bytes of host memory used -host_seconds 157.15 # Real time elapsed on the host -host_tick_rate 396922606 # Simulator tick rate (ticks/s) +host_inst_rate 585395 # Simulator instruction rate (inst/s) +host_mem_usage 158604 # Number of bytes of host memory used +host_seconds 150.91 # Real time elapsed on the host +host_tick_rate 839295251 # Simulator tick rate (ticks/s) sim_freq 1000000000000 # Frequency of simulated ticks sim_insts 88340674 # Number of instructions simulated -sim_seconds 0.062375 # Number of seconds simulated -sim_ticks 62374966500 # Number of ticks simulated +sim_seconds 0.126657 # Number of seconds simulated +sim_ticks 126656575000 # Number of ticks simulated system.cpu.dcache.ReadReq_accesses 20276638 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_avg_miss_latency 3130.058422 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency 2130.058422 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_miss_latency 12987.854851 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency 11987.854851 # average ReadReq mshr miss latency system.cpu.dcache.ReadReq_hits 20215873 # number of ReadReq hits -system.cpu.dcache.ReadReq_miss_latency 190198000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency 789207000 # number of ReadReq miss cycles system.cpu.dcache.ReadReq_miss_rate 0.002997 # miss rate for ReadReq accesses system.cpu.dcache.ReadReq_misses 60765 # number of ReadReq misses -system.cpu.dcache.ReadReq_mshr_miss_latency 129433000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency 728442000 # number of ReadReq MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate 0.002997 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_misses 60765 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_accesses 14613377 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_avg_miss_latency 3436.431765 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency 2436.431765 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_miss_latency 13826.199000 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency 12826.199000 # average WriteReq mshr miss latency system.cpu.dcache.WriteReq_hits 14469799 # number of WriteReq hits -system.cpu.dcache.WriteReq_miss_latency 493396000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency 1985138000 # number of WriteReq miss cycles system.cpu.dcache.WriteReq_miss_rate 0.009825 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_misses 143578 # number of WriteReq misses -system.cpu.dcache.WriteReq_mshr_miss_latency 349818000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency 1841560000 # number of WriteReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_rate 0.009825 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_misses 143578 # number of WriteReq MSHR misses system.cpu.dcache.avg_blocked_cycles_no_mshrs # average number of cycles each access was blocked @@ -37,29 +37,29 @@ system.cpu.dcache.blocked_cycles_no_mshrs 0 # n system.cpu.dcache.blocked_cycles_no_targets 0 # number of cycles access was blocked system.cpu.dcache.cache_copies 0 # number of cache copies performed system.cpu.dcache.demand_accesses 34890015 # number of demand (read+write) accesses -system.cpu.dcache.demand_avg_miss_latency 3345.326241 # average overall miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency 2345.326241 # average overall mshr miss latency +system.cpu.dcache.demand_avg_miss_latency 13576.902561 # average overall miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency 12576.902561 # average overall mshr miss latency system.cpu.dcache.demand_hits 34685672 # number of demand (read+write) hits -system.cpu.dcache.demand_miss_latency 683594000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency 2774345000 # number of demand (read+write) miss cycles system.cpu.dcache.demand_miss_rate 0.005857 # miss rate for demand accesses system.cpu.dcache.demand_misses 204343 # number of demand (read+write) misses system.cpu.dcache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_miss_latency 479251000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency 2570002000 # number of demand (read+write) MSHR miss cycles system.cpu.dcache.demand_mshr_miss_rate 0.005857 # mshr miss rate for demand accesses system.cpu.dcache.demand_mshr_misses 204343 # number of demand (read+write) MSHR misses system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.overall_accesses 34890015 # number of overall (read+write) accesses -system.cpu.dcache.overall_avg_miss_latency 3345.326241 # average overall miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency 2345.326241 # average overall mshr miss latency +system.cpu.dcache.overall_avg_miss_latency 13576.902561 # average overall miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency 12576.902561 # average overall mshr miss latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency # average overall mshr uncacheable latency system.cpu.dcache.overall_hits 34685672 # number of overall hits -system.cpu.dcache.overall_miss_latency 683594000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency 2774345000 # number of overall miss cycles system.cpu.dcache.overall_miss_rate 0.005857 # miss rate for overall accesses system.cpu.dcache.overall_misses 204343 # number of overall misses system.cpu.dcache.overall_mshr_hits 0 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_miss_latency 479251000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency 2570002000 # number of overall MSHR miss cycles system.cpu.dcache.overall_mshr_miss_rate 0.005857 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_misses 204343 # number of overall MSHR misses system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles @@ -76,18 +76,18 @@ system.cpu.dcache.prefetcher.num_hwpf_squashed_from_miss 0 system.cpu.dcache.replacements 200247 # number of replacements system.cpu.dcache.sampled_refs 204343 # Sample count of references to valid blocks. system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.dcache.tagsinuse 4082.118898 # Cycle average of tags in use +system.cpu.dcache.tagsinuse 4081.697925 # Cycle average of tags in use system.cpu.dcache.total_refs 34685672 # Total number of references to valid blocks. -system.cpu.dcache.warmup_cycle 307192000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.warmup_cycle 661090000 # Cycle when the warmup percentage was hit. system.cpu.dcache.writebacks 147714 # number of writebacks system.cpu.icache.ReadReq_accesses 88340675 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_avg_miss_latency 2831.355644 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency 1831.355644 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_miss_latency 12197.393898 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency 11197.393898 # average ReadReq mshr miss latency system.cpu.icache.ReadReq_hits 88264239 # number of ReadReq hits -system.cpu.icache.ReadReq_miss_latency 216417500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency 932320000 # number of ReadReq miss cycles system.cpu.icache.ReadReq_miss_rate 0.000865 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_misses 76436 # number of ReadReq misses -system.cpu.icache.ReadReq_mshr_miss_latency 139981500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency 855884000 # number of ReadReq MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate 0.000865 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_misses 76436 # number of ReadReq MSHR misses system.cpu.icache.avg_blocked_cycles_no_mshrs # average number of cycles each access was blocked @@ -99,29 +99,29 @@ system.cpu.icache.blocked_cycles_no_mshrs 0 # n system.cpu.icache.blocked_cycles_no_targets 0 # number of cycles access was blocked system.cpu.icache.cache_copies 0 # number of cache copies performed system.cpu.icache.demand_accesses 88340675 # number of demand (read+write) accesses -system.cpu.icache.demand_avg_miss_latency 2831.355644 # average overall miss latency -system.cpu.icache.demand_avg_mshr_miss_latency 1831.355644 # average overall mshr miss latency +system.cpu.icache.demand_avg_miss_latency 12197.393898 # average overall miss latency +system.cpu.icache.demand_avg_mshr_miss_latency 11197.393898 # average overall mshr miss latency system.cpu.icache.demand_hits 88264239 # number of demand (read+write) hits -system.cpu.icache.demand_miss_latency 216417500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency 932320000 # number of demand (read+write) miss cycles system.cpu.icache.demand_miss_rate 0.000865 # miss rate for demand accesses system.cpu.icache.demand_misses 76436 # number of demand (read+write) misses system.cpu.icache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_miss_latency 139981500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency 855884000 # number of demand (read+write) MSHR miss cycles system.cpu.icache.demand_mshr_miss_rate 0.000865 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_misses 76436 # number of demand (read+write) MSHR misses system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.icache.overall_accesses 88340675 # number of overall (read+write) accesses -system.cpu.icache.overall_avg_miss_latency 2831.355644 # average overall miss latency -system.cpu.icache.overall_avg_mshr_miss_latency 1831.355644 # average overall mshr miss latency +system.cpu.icache.overall_avg_miss_latency 12197.393898 # average overall miss latency +system.cpu.icache.overall_avg_mshr_miss_latency 11197.393898 # average overall mshr miss latency system.cpu.icache.overall_avg_mshr_uncacheable_latency # average overall mshr uncacheable latency system.cpu.icache.overall_hits 88264239 # number of overall hits -system.cpu.icache.overall_miss_latency 216417500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency 932320000 # number of overall miss cycles system.cpu.icache.overall_miss_rate 0.000865 # miss rate for overall accesses system.cpu.icache.overall_misses 76436 # number of overall misses system.cpu.icache.overall_mshr_hits 0 # number of overall MSHR hits -system.cpu.icache.overall_mshr_miss_latency 139981500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency 855884000 # number of overall MSHR miss cycles system.cpu.icache.overall_mshr_miss_rate 0.000865 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_misses 76436 # number of overall MSHR misses system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles @@ -138,19 +138,19 @@ system.cpu.icache.prefetcher.num_hwpf_squashed_from_miss 0 system.cpu.icache.replacements 74391 # number of replacements system.cpu.icache.sampled_refs 76436 # Sample count of references to valid blocks. system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.icache.tagsinuse 1880.010701 # Cycle average of tags in use +system.cpu.icache.tagsinuse 1878.885583 # Cycle average of tags in use system.cpu.icache.total_refs 88264239 # Total number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. system.cpu.icache.writebacks 0 # number of writebacks system.cpu.idle_fraction 0 # Percentage of idle cycles system.cpu.l2cache.ReadReq_accesses 280779 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_avg_miss_latency 2532.769537 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 1531.091909 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency 12999.768790 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 10999.768790 # average ReadReq mshr miss latency system.cpu.l2cache.ReadReq_hits 112101 # number of ReadReq hits -system.cpu.l2cache.ReadReq_miss_latency 427222500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency 2192775000 # number of ReadReq miss cycles system.cpu.l2cache.ReadReq_miss_rate 0.600750 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_misses 168678 # number of ReadReq misses -system.cpu.l2cache.ReadReq_mshr_miss_latency 258261521 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency 1855419000 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate 0.600750 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_misses 168678 # number of ReadReq MSHR misses system.cpu.l2cache.Writeback_accesses 147714 # number of Writeback accesses(hits+misses) @@ -168,29 +168,29 @@ system.cpu.l2cache.blocked_cycles_no_mshrs 0 # system.cpu.l2cache.blocked_cycles_no_targets 0 # number of cycles access was blocked system.cpu.l2cache.cache_copies 0 # number of cache copies performed system.cpu.l2cache.demand_accesses 280779 # number of demand (read+write) accesses -system.cpu.l2cache.demand_avg_miss_latency 2532.769537 # average overall miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency 1531.091909 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_miss_latency 12999.768790 # average overall miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency 10999.768790 # average overall mshr miss latency system.cpu.l2cache.demand_hits 112101 # number of demand (read+write) hits -system.cpu.l2cache.demand_miss_latency 427222500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency 2192775000 # number of demand (read+write) miss cycles system.cpu.l2cache.demand_miss_rate 0.600750 # miss rate for demand accesses system.cpu.l2cache.demand_misses 168678 # number of demand (read+write) misses system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_miss_latency 258261521 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency 1855419000 # number of demand (read+write) MSHR miss cycles system.cpu.l2cache.demand_mshr_miss_rate 0.600750 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_misses 168678 # number of demand (read+write) MSHR misses system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.overall_accesses 428493 # number of overall (read+write) accesses -system.cpu.l2cache.overall_avg_miss_latency 2526.209820 # average overall miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency 1531.091909 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_miss_latency 12966.100192 # average overall miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency 10999.768790 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency # average overall mshr uncacheable latency system.cpu.l2cache.overall_hits 259377 # number of overall hits -system.cpu.l2cache.overall_miss_latency 427222500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency 2192775000 # number of overall miss cycles system.cpu.l2cache.overall_miss_rate 0.394676 # miss rate for overall accesses system.cpu.l2cache.overall_misses 169116 # number of overall misses system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_miss_latency 258261521 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency 1855419000 # number of overall MSHR miss cycles system.cpu.l2cache.overall_mshr_miss_rate 0.393654 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_misses 168678 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles @@ -207,12 +207,12 @@ system.cpu.l2cache.prefetcher.num_hwpf_squashed_from_miss 0 system.cpu.l2cache.replacements 135910 # number of replacements system.cpu.l2cache.sampled_refs 168678 # Sample count of references to valid blocks. system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.l2cache.tagsinuse 32002.173981 # Cycle average of tags in use +system.cpu.l2cache.tagsinuse 31979.717205 # Cycle average of tags in use system.cpu.l2cache.total_refs 259377 # Total number of references to valid blocks. -system.cpu.l2cache.warmup_cycle 30452104000 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.warmup_cycle 61925078000 # Cycle when the warmup percentage was hit. system.cpu.l2cache.writebacks 115911 # number of writebacks system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles -system.cpu.numCycles 62374966500 # number of cpu cycles simulated +system.cpu.numCycles 126656575000 # number of cpu cycles simulated system.cpu.num_insts 88340674 # Number of instructions executed system.cpu.num_refs 35224019 # Number of memory references system.cpu.workload.PROG:num_syscalls 4583 # Number of system calls diff --git a/tests/long/50.vortex/ref/sparc/linux/simple-atomic/config.ini b/tests/long/50.vortex/ref/sparc/linux/simple-atomic/config.ini index 7932bf16f..da377104f 100644 --- a/tests/long/50.vortex/ref/sparc/linux/simple-atomic/config.ini +++ b/tests/long/50.vortex/ref/sparc/linux/simple-atomic/config.ini @@ -48,6 +48,7 @@ uid=100 [system.membus] type=Bus +block_size=64 bus_id=0 clock=1000 responder_set=false diff --git a/tests/long/50.vortex/ref/sparc/linux/simple-atomic/config.out b/tests/long/50.vortex/ref/sparc/linux/simple-atomic/config.out index b69343874..4d97fe26f 100644 --- a/tests/long/50.vortex/ref/sparc/linux/simple-atomic/config.out +++ b/tests/long/50.vortex/ref/sparc/linux/simple-atomic/config.out @@ -20,6 +20,7 @@ bus_id=0 clock=1000 width=64 responder_set=false +block_size=64 [system.cpu.workload] type=LiveProcess diff --git a/tests/long/50.vortex/ref/sparc/linux/simple-atomic/m5stats.txt b/tests/long/50.vortex/ref/sparc/linux/simple-atomic/m5stats.txt index 37d044e8d..9dd2e7465 100644 --- a/tests/long/50.vortex/ref/sparc/linux/simple-atomic/m5stats.txt +++ b/tests/long/50.vortex/ref/sparc/linux/simple-atomic/m5stats.txt @@ -1,9 +1,9 @@ ---------- Begin Simulation Statistics ---------- -host_inst_rate 644632 # Simulator instruction rate (inst/s) -host_mem_usage 151548 # Number of bytes of host memory used -host_seconds 211.36 # Real time elapsed on the host -host_tick_rate 322315545 # Simulator tick rate (ticks/s) +host_inst_rate 672762 # Simulator instruction rate (inst/s) +host_mem_usage 151516 # Number of bytes of host memory used +host_seconds 202.52 # Real time elapsed on the host +host_tick_rate 336380340 # Simulator tick rate (ticks/s) sim_freq 1000000000000 # Frequency of simulated ticks sim_insts 136246936 # Number of instructions simulated sim_seconds 0.068123 # Number of seconds simulated diff --git a/tests/long/50.vortex/ref/sparc/linux/simple-atomic/stdout b/tests/long/50.vortex/ref/sparc/linux/simple-atomic/stdout index 794510e19..13addb638 100644 --- a/tests/long/50.vortex/ref/sparc/linux/simple-atomic/stdout +++ b/tests/long/50.vortex/ref/sparc/linux/simple-atomic/stdout @@ -5,8 +5,8 @@ The Regents of The University of Michigan All Rights Reserved -M5 compiled Apr 27 2007 14:35:32 -M5 started Fri Apr 27 15:55:23 2007 +M5 compiled May 15 2007 13:02:31 +M5 started Tue May 15 16:40:43 2007 M5 executing on zizzer.eecs.umich.edu command line: build/SPARC_SE/m5.fast -d build/SPARC_SE/tests/fast/long/50.vortex/sparc/linux/simple-atomic tests/run.py long/50.vortex/sparc/linux/simple-atomic Global frequency set at 1000000000000 ticks per second diff --git a/tests/long/50.vortex/ref/sparc/linux/simple-timing/config.ini b/tests/long/50.vortex/ref/sparc/linux/simple-timing/config.ini index 1bc14e993..ff1b40886 100644 --- a/tests/long/50.vortex/ref/sparc/linux/simple-timing/config.ini +++ b/tests/long/50.vortex/ref/sparc/linux/simple-timing/config.ini @@ -36,8 +36,7 @@ block_size=64 compressed_bus=false compression_latency=0 hash_delay=1 -hit_latency=1 -latency=1 +latency=1000 lifo=false max_miss_count=0 mshrs=10 @@ -75,8 +74,7 @@ block_size=64 compressed_bus=false compression_latency=0 hash_delay=1 -hit_latency=1 -latency=1 +latency=1000 lifo=false max_miss_count=0 mshrs=10 @@ -114,8 +112,7 @@ block_size=64 compressed_bus=false compression_latency=0 hash_delay=1 -hit_latency=1 -latency=1 +latency=10000 lifo=false max_miss_count=0 mshrs=10 @@ -147,6 +144,7 @@ mem_side=system.membus.port[1] [system.cpu.toL2Bus] type=Bus +block_size=64 bus_id=0 clock=1000 responder_set=false @@ -171,6 +169,7 @@ uid=100 [system.membus] type=Bus +block_size=64 bus_id=0 clock=1000 responder_set=false diff --git a/tests/long/50.vortex/ref/sparc/linux/simple-timing/config.out b/tests/long/50.vortex/ref/sparc/linux/simple-timing/config.out index cb469d872..c2fb507ae 100644 --- a/tests/long/50.vortex/ref/sparc/linux/simple-timing/config.out +++ b/tests/long/50.vortex/ref/sparc/linux/simple-timing/config.out @@ -20,6 +20,7 @@ bus_id=0 clock=1000 width=64 responder_set=false +block_size=64 [system.cpu.workload] type=LiveProcess @@ -61,13 +62,14 @@ bus_id=0 clock=1000 width=64 responder_set=false +block_size=64 [system.cpu.icache] type=BaseCache size=131072 assoc=2 block_size=64 -latency=1 +latency=1000 mshrs=10 tgts_per_mshr=5 write_buffers=8 @@ -98,14 +100,13 @@ prefetch_policy=none prefetch_cache_check_push=true prefetch_use_cpu_id=true prefetch_data_accesses_only=false -hit_latency=1 [system.cpu.dcache] type=BaseCache size=262144 assoc=2 block_size=64 -latency=1 +latency=1000 mshrs=10 tgts_per_mshr=5 write_buffers=8 @@ -136,14 +137,13 @@ prefetch_policy=none prefetch_cache_check_push=true prefetch_use_cpu_id=true prefetch_data_accesses_only=false -hit_latency=1 [system.cpu.l2cache] type=BaseCache size=2097152 assoc=2 block_size=64 -latency=1 +latency=10000 mshrs=10 tgts_per_mshr=5 write_buffers=8 @@ -174,5 +174,4 @@ prefetch_policy=none prefetch_cache_check_push=true prefetch_use_cpu_id=true prefetch_data_accesses_only=false -hit_latency=1 diff --git a/tests/long/50.vortex/ref/sparc/linux/simple-timing/m5stats.txt b/tests/long/50.vortex/ref/sparc/linux/simple-timing/m5stats.txt index 4e8db9778..bf74220de 100644 --- a/tests/long/50.vortex/ref/sparc/linux/simple-timing/m5stats.txt +++ b/tests/long/50.vortex/ref/sparc/linux/simple-timing/m5stats.txt @@ -1,41 +1,41 @@ ---------- Begin Simulation Statistics ---------- -host_inst_rate 466766 # Simulator instruction rate (inst/s) -host_mem_usage 157052 # Number of bytes of host memory used -host_seconds 291.90 # Real time elapsed on the host -host_tick_rate 335938336 # Simulator tick rate (ticks/s) +host_inst_rate 480067 # Simulator instruction rate (inst/s) +host_mem_usage 157016 # Number of bytes of host memory used +host_seconds 283.81 # Real time elapsed on the host +host_tick_rate 698858124 # Simulator tick rate (ticks/s) sim_freq 1000000000000 # Frequency of simulated ticks sim_insts 136246936 # Number of instructions simulated -sim_seconds 0.098059 # Number of seconds simulated -sim_ticks 98059078500 # Number of ticks simulated +sim_seconds 0.198342 # Number of seconds simulated +sim_ticks 198341876000 # Number of ticks simulated system.cpu.dcache.ReadReq_accesses 37231301 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_avg_miss_latency 3241.706786 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency 2241.706786 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_miss_latency 13005.210051 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency 12005.210051 # average ReadReq mshr miss latency system.cpu.dcache.ReadReq_hits 37185812 # number of ReadReq hits -system.cpu.dcache.ReadReq_miss_latency 147462000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency 591594000 # number of ReadReq miss cycles system.cpu.dcache.ReadReq_miss_rate 0.001222 # miss rate for ReadReq accesses system.cpu.dcache.ReadReq_misses 45489 # number of ReadReq misses -system.cpu.dcache.ReadReq_mshr_miss_latency 101973000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency 546105000 # number of ReadReq MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate 0.001222 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_misses 45489 # number of ReadReq MSHR misses system.cpu.dcache.SwapReq_accesses 15916 # number of SwapReq accesses(hits+misses) -system.cpu.dcache.SwapReq_avg_miss_latency 3166.666667 # average SwapReq miss latency -system.cpu.dcache.SwapReq_avg_mshr_miss_latency 2166.666667 # average SwapReq mshr miss latency +system.cpu.dcache.SwapReq_avg_miss_latency 12800 # average SwapReq miss latency +system.cpu.dcache.SwapReq_avg_mshr_miss_latency 11800 # average SwapReq mshr miss latency system.cpu.dcache.SwapReq_hits 15901 # number of SwapReq hits -system.cpu.dcache.SwapReq_miss_latency 47500 # number of SwapReq miss cycles +system.cpu.dcache.SwapReq_miss_latency 192000 # number of SwapReq miss cycles system.cpu.dcache.SwapReq_miss_rate 0.000942 # miss rate for SwapReq accesses system.cpu.dcache.SwapReq_misses 15 # number of SwapReq misses -system.cpu.dcache.SwapReq_mshr_miss_latency 32500 # number of SwapReq MSHR miss cycles +system.cpu.dcache.SwapReq_mshr_miss_latency 177000 # number of SwapReq MSHR miss cycles system.cpu.dcache.SwapReq_mshr_miss_rate 0.000942 # mshr miss rate for SwapReq accesses system.cpu.dcache.SwapReq_mshr_misses 15 # number of SwapReq MSHR misses system.cpu.dcache.WriteReq_accesses 20864304 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_avg_miss_latency 3588.938331 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency 2588.938331 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_miss_latency 13928.024036 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency 12928.024036 # average WriteReq mshr miss latency system.cpu.dcache.WriteReq_hits 20759130 # number of WriteReq hits -system.cpu.dcache.WriteReq_miss_latency 377463000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency 1464866000 # number of WriteReq miss cycles system.cpu.dcache.WriteReq_miss_rate 0.005041 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_misses 105174 # number of WriteReq misses -system.cpu.dcache.WriteReq_mshr_miss_latency 272289000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency 1359692000 # number of WriteReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_rate 0.005041 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_misses 105174 # number of WriteReq MSHR misses system.cpu.dcache.avg_blocked_cycles_no_mshrs # average number of cycles each access was blocked @@ -47,29 +47,29 @@ system.cpu.dcache.blocked_cycles_no_mshrs 0 # n system.cpu.dcache.blocked_cycles_no_targets 0 # number of cycles access was blocked system.cpu.dcache.cache_copies 0 # number of cache copies performed system.cpu.dcache.demand_accesses 58095605 # number of demand (read+write) accesses -system.cpu.dcache.demand_avg_miss_latency 3484.100277 # average overall miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency 2484.100277 # average overall mshr miss latency +system.cpu.dcache.demand_avg_miss_latency 13649.402972 # average overall miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency 12649.402972 # average overall mshr miss latency system.cpu.dcache.demand_hits 57944942 # number of demand (read+write) hits -system.cpu.dcache.demand_miss_latency 524925000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency 2056460000 # number of demand (read+write) miss cycles system.cpu.dcache.demand_miss_rate 0.002593 # miss rate for demand accesses system.cpu.dcache.demand_misses 150663 # number of demand (read+write) misses system.cpu.dcache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_miss_latency 374262000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency 1905797000 # number of demand (read+write) MSHR miss cycles system.cpu.dcache.demand_mshr_miss_rate 0.002593 # mshr miss rate for demand accesses system.cpu.dcache.demand_mshr_misses 150663 # number of demand (read+write) MSHR misses system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.overall_accesses 58095605 # number of overall (read+write) accesses -system.cpu.dcache.overall_avg_miss_latency 3484.100277 # average overall miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency 2484.100277 # average overall mshr miss latency +system.cpu.dcache.overall_avg_miss_latency 13649.402972 # average overall miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency 12649.402972 # average overall mshr miss latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency # average overall mshr uncacheable latency system.cpu.dcache.overall_hits 57944942 # number of overall hits -system.cpu.dcache.overall_miss_latency 524925000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency 2056460000 # number of overall miss cycles system.cpu.dcache.overall_miss_rate 0.002593 # miss rate for overall accesses system.cpu.dcache.overall_misses 150663 # number of overall misses system.cpu.dcache.overall_mshr_hits 0 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_miss_latency 374262000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency 1905797000 # number of overall MSHR miss cycles system.cpu.dcache.overall_mshr_miss_rate 0.002593 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_misses 150663 # number of overall MSHR misses system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles @@ -86,18 +86,18 @@ system.cpu.dcache.prefetcher.num_hwpf_squashed_from_miss 0 system.cpu.dcache.replacements 146582 # number of replacements system.cpu.dcache.sampled_refs 150678 # Sample count of references to valid blocks. system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.dcache.tagsinuse 4090.058697 # Cycle average of tags in use +system.cpu.dcache.tagsinuse 4089.719370 # Cycle average of tags in use system.cpu.dcache.total_refs 57960843 # Total number of references to valid blocks. -system.cpu.dcache.warmup_cycle 224414000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.warmup_cycle 500116000 # Cycle when the warmup percentage was hit. system.cpu.dcache.writebacks 107279 # number of writebacks system.cpu.icache.ReadReq_accesses 136246937 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_avg_miss_latency 2800.327765 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency 1800.327765 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_miss_latency 12107.905937 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency 11107.905937 # average ReadReq mshr miss latency system.cpu.icache.ReadReq_hits 136059913 # number of ReadReq hits -system.cpu.icache.ReadReq_miss_latency 523728500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency 2264469000 # number of ReadReq miss cycles system.cpu.icache.ReadReq_miss_rate 0.001373 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_misses 187024 # number of ReadReq misses -system.cpu.icache.ReadReq_mshr_miss_latency 336704500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency 2077445000 # number of ReadReq MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate 0.001373 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_misses 187024 # number of ReadReq MSHR misses system.cpu.icache.avg_blocked_cycles_no_mshrs # average number of cycles each access was blocked @@ -109,29 +109,29 @@ system.cpu.icache.blocked_cycles_no_mshrs 0 # n system.cpu.icache.blocked_cycles_no_targets 0 # number of cycles access was blocked system.cpu.icache.cache_copies 0 # number of cache copies performed system.cpu.icache.demand_accesses 136246937 # number of demand (read+write) accesses -system.cpu.icache.demand_avg_miss_latency 2800.327765 # average overall miss latency -system.cpu.icache.demand_avg_mshr_miss_latency 1800.327765 # average overall mshr miss latency +system.cpu.icache.demand_avg_miss_latency 12107.905937 # average overall miss latency +system.cpu.icache.demand_avg_mshr_miss_latency 11107.905937 # average overall mshr miss latency system.cpu.icache.demand_hits 136059913 # number of demand (read+write) hits -system.cpu.icache.demand_miss_latency 523728500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency 2264469000 # number of demand (read+write) miss cycles system.cpu.icache.demand_miss_rate 0.001373 # miss rate for demand accesses system.cpu.icache.demand_misses 187024 # number of demand (read+write) misses system.cpu.icache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_miss_latency 336704500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency 2077445000 # number of demand (read+write) MSHR miss cycles system.cpu.icache.demand_mshr_miss_rate 0.001373 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_misses 187024 # number of demand (read+write) MSHR misses system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.icache.overall_accesses 136246937 # number of overall (read+write) accesses -system.cpu.icache.overall_avg_miss_latency 2800.327765 # average overall miss latency -system.cpu.icache.overall_avg_mshr_miss_latency 1800.327765 # average overall mshr miss latency +system.cpu.icache.overall_avg_miss_latency 12107.905937 # average overall miss latency +system.cpu.icache.overall_avg_mshr_miss_latency 11107.905937 # average overall mshr miss latency system.cpu.icache.overall_avg_mshr_uncacheable_latency # average overall mshr uncacheable latency system.cpu.icache.overall_hits 136059913 # number of overall hits -system.cpu.icache.overall_miss_latency 523728500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency 2264469000 # number of overall miss cycles system.cpu.icache.overall_miss_rate 0.001373 # miss rate for overall accesses system.cpu.icache.overall_misses 187024 # number of overall misses system.cpu.icache.overall_mshr_hits 0 # number of overall MSHR hits -system.cpu.icache.overall_mshr_miss_latency 336704500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency 2077445000 # number of overall MSHR miss cycles system.cpu.icache.overall_mshr_miss_rate 0.001373 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_misses 187024 # number of overall MSHR misses system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles @@ -148,19 +148,19 @@ system.cpu.icache.prefetcher.num_hwpf_squashed_from_miss 0 system.cpu.icache.replacements 184976 # number of replacements system.cpu.icache.sampled_refs 187024 # Sample count of references to valid blocks. system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.icache.tagsinuse 2008.440865 # Cycle average of tags in use +system.cpu.icache.tagsinuse 2007.901723 # Cycle average of tags in use system.cpu.icache.total_refs 136059913 # Total number of references to valid blocks. -system.cpu.icache.warmup_cycle 69827484000 # Cycle when the warmup percentage was hit. +system.cpu.icache.warmup_cycle 141263674000 # Cycle when the warmup percentage was hit. system.cpu.icache.writebacks 0 # number of writebacks system.cpu.idle_fraction 0 # Percentage of idle cycles system.cpu.l2cache.ReadReq_accesses 337636 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_avg_miss_latency 2644.770157 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 1643.366085 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency 12999.502521 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 10999.502521 # average ReadReq mshr miss latency system.cpu.l2cache.ReadReq_hits 202957 # number of ReadReq hits -system.cpu.l2cache.ReadReq_miss_latency 356195000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency 1750760000 # number of ReadReq miss cycles system.cpu.l2cache.ReadReq_miss_rate 0.398888 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_misses 134679 # number of ReadReq misses -system.cpu.l2cache.ReadReq_mshr_miss_latency 221326901 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency 1481402000 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate 0.398888 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_misses 134679 # number of ReadReq MSHR misses system.cpu.l2cache.Writeback_accesses 107279 # number of Writeback accesses(hits+misses) @@ -178,29 +178,29 @@ system.cpu.l2cache.blocked_cycles_no_mshrs 0 # system.cpu.l2cache.blocked_cycles_no_targets 0 # number of cycles access was blocked system.cpu.l2cache.cache_copies 0 # number of cache copies performed system.cpu.l2cache.demand_accesses 337636 # number of demand (read+write) accesses -system.cpu.l2cache.demand_avg_miss_latency 2644.770157 # average overall miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency 1643.366085 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_miss_latency 12999.502521 # average overall miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency 10999.502521 # average overall mshr miss latency system.cpu.l2cache.demand_hits 202957 # number of demand (read+write) hits -system.cpu.l2cache.demand_miss_latency 356195000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency 1750760000 # number of demand (read+write) miss cycles system.cpu.l2cache.demand_miss_rate 0.398888 # miss rate for demand accesses system.cpu.l2cache.demand_misses 134679 # number of demand (read+write) misses system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_miss_latency 221326901 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency 1481402000 # number of demand (read+write) MSHR miss cycles system.cpu.l2cache.demand_mshr_miss_rate 0.398888 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_misses 134679 # number of demand (read+write) MSHR misses system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.overall_accesses 444915 # number of overall (read+write) accesses -system.cpu.l2cache.overall_avg_miss_latency 2634.831752 # average overall miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency 1643.366085 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_miss_latency 12950.653539 # average overall miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency 10999.502521 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency # average overall mshr uncacheable latency system.cpu.l2cache.overall_hits 309728 # number of overall hits -system.cpu.l2cache.overall_miss_latency 356195000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency 1750760000 # number of overall miss cycles system.cpu.l2cache.overall_miss_rate 0.303849 # miss rate for overall accesses system.cpu.l2cache.overall_misses 135187 # number of overall misses system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_miss_latency 221326901 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency 1481402000 # number of overall MSHR miss cycles system.cpu.l2cache.overall_mshr_miss_rate 0.302707 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_misses 134679 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles @@ -217,12 +217,12 @@ system.cpu.l2cache.prefetcher.num_hwpf_squashed_from_miss 0 system.cpu.l2cache.replacements 101911 # number of replacements system.cpu.l2cache.sampled_refs 134679 # Sample count of references to valid blocks. system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.l2cache.tagsinuse 32141.182824 # Cycle average of tags in use +system.cpu.l2cache.tagsinuse 32127.015431 # Cycle average of tags in use system.cpu.l2cache.total_refs 309728 # Total number of references to valid blocks. -system.cpu.l2cache.warmup_cycle 20627583000 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.warmup_cycle 41711518000 # Cycle when the warmup percentage was hit. system.cpu.l2cache.writebacks 82918 # number of writebacks system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles -system.cpu.numCycles 98059078500 # number of cpu cycles simulated +system.cpu.numCycles 198341876000 # number of cpu cycles simulated system.cpu.num_insts 136246936 # Number of instructions executed system.cpu.num_refs 58111522 # Number of memory references system.cpu.workload.PROG:num_syscalls 1946 # Number of system calls diff --git a/tests/long/50.vortex/ref/sparc/linux/simple-timing/stdout b/tests/long/50.vortex/ref/sparc/linux/simple-timing/stdout index 08ec05c3a..c635e0e4b 100644 --- a/tests/long/50.vortex/ref/sparc/linux/simple-timing/stdout +++ b/tests/long/50.vortex/ref/sparc/linux/simple-timing/stdout @@ -5,9 +5,9 @@ The Regents of The University of Michigan All Rights Reserved -M5 compiled Apr 27 2007 14:35:32 -M5 started Fri Apr 27 15:58:57 2007 +M5 compiled May 15 2007 13:02:31 +M5 started Tue May 15 16:44:06 2007 M5 executing on zizzer.eecs.umich.edu command line: build/SPARC_SE/m5.fast -d build/SPARC_SE/tests/fast/long/50.vortex/sparc/linux/simple-timing tests/run.py long/50.vortex/sparc/linux/simple-timing Global frequency set at 1000000000000 ticks per second -Exiting @ tick 98059078500 because target called exit() +Exiting @ tick 198341876000 because target called exit() -- cgit v1.2.3