From 1dbf9bb4ca6cc3bee68713a28778c1bdfe222f75 Mon Sep 17 00:00:00 2001 From: Ali Saidi Date: Fri, 2 Nov 2012 11:50:06 -0500 Subject: update stats for preceeding changes --- .../se/00.gzip/ref/arm/linux/o3-timing/config.ini | 81 +- .../long/se/00.gzip/ref/arm/linux/o3-timing/simout | 6 +- .../se/00.gzip/ref/arm/linux/o3-timing/stats.txt | 1213 ++++++++++---------- 3 files changed, 666 insertions(+), 634 deletions(-) (limited to 'tests/long/se/00.gzip/ref/arm') diff --git a/tests/long/se/00.gzip/ref/arm/linux/o3-timing/config.ini b/tests/long/se/00.gzip/ref/arm/linux/o3-timing/config.ini index 9953e7dde..c4518abcc 100644 --- a/tests/long/se/00.gzip/ref/arm/linux/o3-timing/config.ini +++ b/tests/long/se/00.gzip/ref/arm/linux/o3-timing/config.ini @@ -10,7 +10,7 @@ time_sync_spin_threshold=100000000 type=System children=cpu membus physmem boot_osflags=a -clock=1 +clock=1000 init_param=0 kernel= load_addr_mask=1099511627775 @@ -30,7 +30,7 @@ system_port=system.membus.slave[0] [system.cpu] type=DerivO3CPU -children=dcache dtb fuPool icache interrupts itb l2cache toL2Bus tracer workload +children=dcache dtb fuPool icache interrupts isa itb l2cache toL2Bus tracer workload BTBEntries=4096 BTBTagSize=16 LFSTSize=1024 @@ -78,6 +78,7 @@ iewToFetchDelay=1 iewToRenameDelay=1 instShiftAmt=2 interrupts=system.cpu.interrupts +isa=system.cpu.isa issueToExecuteDelay=1 issueWidth=8 itb=system.cpu.itb @@ -129,18 +130,18 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=262144 subblock_size=0 system=system @@ -159,7 +160,7 @@ walker=system.cpu.dtb.walker [system.cpu.dtb.walker] type=ArmTableWalker -clock=1 +clock=500 num_squash_per_cycle=2 sys=system port=system.cpu.toL2Bus.slave[3] @@ -432,18 +433,18 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=131072 subblock_size=0 system=system @@ -457,6 +458,23 @@ mem_side=system.cpu.toL2Bus.slave[0] [system.cpu.interrupts] type=ArmInterrupts +[system.cpu.isa] +type=ArmISA +fpsid=1090793632 +id_isar0=34607377 +id_isar1=34677009 +id_isar2=555950401 +id_isar3=17899825 +id_isar4=268501314 +id_isar5=0 +id_mmfr0=3 +id_mmfr1=0 +id_mmfr2=19070976 +id_mmfr3=4027589137 +id_pfr0=49 +id_pfr1=1 +midr=890224640 + [system.cpu.itb] type=ArmTLB children=walker @@ -465,7 +483,7 @@ walker=system.cpu.itb.walker [system.cpu.itb.walker] type=ArmTableWalker -clock=1 +clock=500 num_squash_per_cycle=2 sys=system port=system.cpu.toL2Bus.slave[2] @@ -473,24 +491,24 @@ port=system.cpu.toL2Bus.slave[2] [system.cpu.l2cache] type=BaseCache addr_ranges=0:18446744073709551615 -assoc=2 +assoc=8 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=20 is_top_level=false max_miss_count=0 -mshrs=10 +mshrs=20 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=20 size=2097152 subblock_size=0 system=system -tgts_per_mshr=5 +tgts_per_mshr=12 trace_addr=0 two_queue=false write_buffers=8 @@ -500,10 +518,10 @@ mem_side=system.membus.slave[1] [system.cpu.toL2Bus] type=CoherentBus block_size=64 -clock=1000 +clock=500 header_cycles=1 use_default_range=false -width=8 +width=32 master=system.cpu.l2cache.cpu_side slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port @@ -540,15 +558,28 @@ master=system.physmem.port slave=system.system_port system.cpu.l2cache.mem_side [system.physmem] -type=SimpleMemory -bandwidth=73.000000 -clock=1 +type=SimpleDRAM +addr_mapping=openmap +banks_per_rank=8 +clock=1000 conf_table_reported=false in_addr_map=true -latency=30000 -latency_var=0 +lines_per_rowbuffer=64 +mem_sched_policy=fcfs null=false +page_policy=open range=0:134217727 +ranks_per_channel=2 +read_buffer_size=32 +tBURST=4000 +tCL=14000 +tRCD=14000 +tREFI=7800000 +tRFC=300000 +tRP=14000 +tWTR=1000 +write_buffer_size=32 +write_thresh_perc=70 zero=false port=system.membus.master[0] diff --git a/tests/long/se/00.gzip/ref/arm/linux/o3-timing/simout b/tests/long/se/00.gzip/ref/arm/linux/o3-timing/simout index 21a8a9bfd..5bcc38f1b 100755 --- a/tests/long/se/00.gzip/ref/arm/linux/o3-timing/simout +++ b/tests/long/se/00.gzip/ref/arm/linux/o3-timing/simout @@ -1,8 +1,8 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Sep 21 2012 11:19:00 -gem5 started Sep 21 2012 12:54:44 +gem5 compiled Oct 30 2012 11:20:14 +gem5 started Oct 30 2012 18:59:47 gem5 executing on u200540-lin command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/00.gzip/arm/linux/o3-timing -re tests/run.py build/ARM/tests/opt/long/se/00.gzip/arm/linux/o3-timing Global frequency set at 1000000000000 ticks per second @@ -38,4 +38,4 @@ Uncompressing Data Uncompressed data 1048576 bytes in length Uncompressed data compared correctly Tested 1MB buffer: OK! -Exiting @ tick 164735271500 because target called exit() +Exiting @ tick 164568389500 because target called exit() diff --git a/tests/long/se/00.gzip/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/00.gzip/ref/arm/linux/o3-timing/stats.txt index ec201586b..d2efc8854 100644 --- a/tests/long/se/00.gzip/ref/arm/linux/o3-timing/stats.txt +++ b/tests/long/se/00.gzip/ref/arm/linux/o3-timing/stats.txt @@ -1,67 +1,67 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.165181 # Number of seconds simulated -sim_ticks 165180822000 # Number of ticks simulated -final_tick 165180822000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.164568 # Number of seconds simulated +sim_ticks 164568389500 # Number of ticks simulated +final_tick 164568389500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 196230 # Simulator instruction rate (inst/s) -host_op_rate 207352 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 56860513 # Simulator tick rate (ticks/s) -host_mem_usage 233444 # Number of bytes of host memory used -host_seconds 2905.02 # Real time elapsed on the host +host_inst_rate 155967 # Simulator instruction rate (inst/s) +host_op_rate 164807 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 45026221 # Simulator tick rate (ticks/s) +host_mem_usage 230908 # Number of bytes of host memory used +host_seconds 3654.95 # Real time elapsed on the host sim_insts 570052720 # Number of instructions simulated sim_ops 602360926 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu.inst 46976 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 1702592 # Number of bytes read from this memory -system.physmem.bytes_read::total 1749568 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 46976 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 46976 # Number of instructions bytes read from this memory +system.physmem.bytes_read::cpu.inst 47104 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 1702080 # Number of bytes read from this memory +system.physmem.bytes_read::total 1749184 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 47104 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 47104 # Number of instructions bytes read from this memory system.physmem.bytes_written::writebacks 162368 # Number of bytes written to this memory system.physmem.bytes_written::total 162368 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 734 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 26603 # Number of read requests responded to by this memory -system.physmem.num_reads::total 27337 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.inst 736 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 26595 # Number of read requests responded to by this memory +system.physmem.num_reads::total 27331 # Number of read requests responded to by this memory system.physmem.num_writes::writebacks 2537 # Number of write requests responded to by this memory system.physmem.num_writes::total 2537 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 284391 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 10307444 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 10591835 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 284391 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 284391 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 982971 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 982971 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 982971 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 284391 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 10307444 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 11574806 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 27339 # Total number of read requests seen +system.physmem.bw_read::cpu.inst 286228 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 10342691 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 10628919 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 286228 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 286228 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 986629 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 986629 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 986629 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 286228 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 10342691 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 11615548 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 27332 # Total number of read requests seen system.physmem.writeReqs 2537 # Total number of write requests seen -system.physmem.cpureqs 29876 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 1749568 # Total number of bytes read from memory +system.physmem.cpureqs 29869 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 1749184 # Total number of bytes read from memory system.physmem.bytesWritten 162368 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 1749568 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedRd 1749184 # bytesRead derated as per pkt->getSize() system.physmem.bytesConsumedWr 162368 # bytesWritten derated as per pkt->getSize() system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 1702 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 1705 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 1738 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 1698 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 1679 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 1720 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 1741 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 1736 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 1724 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 1670 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 1743 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 1664 # Track reads on a per bank basis +system.physmem.perBankRdReqs::0 1696 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 1706 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 1737 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 1701 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 1675 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 1719 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 1745 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 1734 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 1725 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 1671 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 1739 # Track reads on a per bank basis +system.physmem.perBankRdReqs::11 1666 # Track reads on a per bank basis system.physmem.perBankRdReqs::12 1665 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 1719 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 1718 # Track reads on a per bank basis system.physmem.perBankRdReqs::14 1759 # Track reads on a per bank basis system.physmem.perBankRdReqs::15 1676 # Track reads on a per bank basis system.physmem.perBankWrReqs::0 159 # Track writes on a per bank basis -system.physmem.perBankWrReqs::1 159 # Track writes on a per bank basis -system.physmem.perBankWrReqs::2 158 # Track writes on a per bank basis +system.physmem.perBankWrReqs::1 158 # Track writes on a per bank basis +system.physmem.perBankWrReqs::2 159 # Track writes on a per bank basis system.physmem.perBankWrReqs::3 159 # Track writes on a per bank basis system.physmem.perBankWrReqs::4 157 # Track writes on a per bank basis system.physmem.perBankWrReqs::5 159 # Track writes on a per bank basis @@ -77,14 +77,14 @@ system.physmem.perBankWrReqs::14 164 # Tr system.physmem.perBankWrReqs::15 157 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 165180805000 # Total gap between requests +system.physmem.totGap 164568371500 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes system.physmem.readPktSize::3 0 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 27339 # Categorize read packet sizes +system.physmem.readPktSize::6 27332 # Categorize read packet sizes system.physmem.readPktSize::7 0 # Categorize read packet sizes system.physmem.readPktSize::8 0 # Categorize read packet sizes system.physmem.writePktSize::0 0 # categorize write packet sizes @@ -105,10 +105,10 @@ system.physmem.neitherpktsize::5 0 # ca system.physmem.neitherpktsize::6 0 # categorize neither packet sizes system.physmem.neitherpktsize::7 0 # categorize neither packet sizes system.physmem.neitherpktsize::8 0 # categorize neither packet sizes -system.physmem.rdQLenPdf::0 14846 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 2913 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 8786 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 787 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 14894 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 2844 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 8804 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 783 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 4 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 2 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 1 # What read queue length does an incoming req see @@ -138,7 +138,7 @@ system.physmem.rdQLenPdf::29 0 # Wh system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 92 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::0 93 # What write queue length does an incoming req see system.physmem.wrQLenPdf::1 111 # What write queue length does an incoming req see system.physmem.wrQLenPdf::2 111 # What write queue length does an incoming req see system.physmem.wrQLenPdf::3 111 # What write queue length does an incoming req see @@ -161,7 +161,7 @@ system.physmem.wrQLenPdf::19 110 # Wh system.physmem.wrQLenPdf::20 110 # What write queue length does an incoming req see system.physmem.wrQLenPdf::21 110 # What write queue length does an incoming req see system.physmem.wrQLenPdf::22 110 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 19 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 18 # What write queue length does an incoming req see system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see @@ -171,27 +171,27 @@ system.physmem.wrQLenPdf::29 0 # Wh system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.totQLat 952476989 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 1656324989 # Sum of mem lat for all requests -system.physmem.totBusLat 109352000 # Total cycles spent in databus access -system.physmem.totBankLat 594496000 # Total cycles spent in bank access -system.physmem.avgQLat 34839.50 # Average queueing delay per request -system.physmem.avgBankLat 21745.35 # Average bank access latency per request -system.physmem.avgBusLat 3999.85 # Average bus latency per request -system.physmem.avgMemAccLat 60584.70 # Average memory access latency -system.physmem.avgRdBW 10.59 # Average achieved read bandwidth in MB/s -system.physmem.avgWrBW 0.98 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 10.59 # Average consumed read bandwidth in MB/s -system.physmem.avgConsumedWrBW 0.98 # Average consumed write bandwidth in MB/s +system.physmem.totQLat 953340995 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 1657962995 # Sum of mem lat for all requests +system.physmem.totBusLat 109328000 # Total cycles spent in databus access +system.physmem.totBankLat 595294000 # Total cycles spent in bank access +system.physmem.avgQLat 34880.03 # Average queueing delay per request +system.physmem.avgBankLat 21780.11 # Average bank access latency per request +system.physmem.avgBusLat 4000.00 # Average bus latency per request +system.physmem.avgMemAccLat 60660.14 # Average memory access latency +system.physmem.avgRdBW 10.63 # Average achieved read bandwidth in MB/s +system.physmem.avgWrBW 0.99 # Average achieved write bandwidth in MB/s +system.physmem.avgConsumedRdBW 10.63 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedWrBW 0.99 # Average consumed write bandwidth in MB/s system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s system.physmem.busUtil 0.07 # Data bus utilization in percentage system.physmem.avgRdQLen 0.01 # Average read queue length over time -system.physmem.avgWrQLen 5.90 # Average write queue length over time -system.physmem.readRowHits 17775 # Number of row buffer hits during reads -system.physmem.writeRowHits 1102 # Number of row buffer hits during writes -system.physmem.readRowHitRate 65.02 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 43.44 # Row buffer hit rate for writes -system.physmem.avgGap 5528879.54 # Average gap between requests +system.physmem.avgWrQLen 6.05 # Average write queue length over time +system.physmem.readRowHits 17765 # Number of row buffer hits during reads +system.physmem.writeRowHits 1091 # Number of row buffer hits during writes +system.physmem.readRowHitRate 65.00 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 43.00 # Row buffer hit rate for writes +system.physmem.avgGap 5509671.28 # Average gap between requests system.cpu.dtb.inst_hits 0 # ITB inst hits system.cpu.dtb.inst_misses 0 # ITB inst misses system.cpu.dtb.read_hits 0 # DTB read hits @@ -235,246 +235,247 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 48 # Number of system calls -system.cpu.numCycles 330361645 # number of cpu cycles simulated +system.cpu.numCycles 329136780 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.BPredUnit.lookups 85614942 # Number of BP lookups -system.cpu.BPredUnit.condPredicted 80408346 # Number of conditional branches predicted -system.cpu.BPredUnit.condIncorrect 2411110 # Number of conditional branches incorrect -system.cpu.BPredUnit.BTBLookups 47313103 # Number of BTB lookups -system.cpu.BPredUnit.BTBHits 46933261 # Number of BTB hits +system.cpu.BPredUnit.lookups 85146783 # Number of BP lookups +system.cpu.BPredUnit.condPredicted 79928286 # Number of conditional branches predicted +system.cpu.BPredUnit.condIncorrect 2342158 # Number of conditional branches incorrect +system.cpu.BPredUnit.BTBLookups 47212748 # Number of BTB lookups +system.cpu.BPredUnit.BTBHits 46871026 # Number of BTB hits system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.BPredUnit.usedRAS 1438558 # Number of times the RAS was used to get a target. -system.cpu.BPredUnit.RASInCorrect 1082 # Number of incorrect RAS predictions. -system.cpu.fetch.icacheStallCycles 68875257 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 669940715 # Number of instructions fetch has processed -system.cpu.fetch.Branches 85614942 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 48371819 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 130120406 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 13468606 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 119373897 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 1 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 577 # Number of stall cycles due to pending traps -system.cpu.fetch.CacheLines 67426910 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 785892 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 329401870 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.167030 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.195227 # Number of instructions fetched each cycle (Total) +system.cpu.BPredUnit.usedRAS 1427560 # Number of times the RAS was used to get a target. +system.cpu.BPredUnit.RASInCorrect 1061 # Number of incorrect RAS predictions. +system.cpu.fetch.icacheStallCycles 68501011 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 666829693 # Number of instructions fetch has processed +system.cpu.fetch.Branches 85146783 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 48298586 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 129620938 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 13095502 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 119329475 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 2 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 302 # Number of stall cycles due to pending traps +system.cpu.fetch.IcacheWaitRetryStallCycles 6 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 67084220 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 755001 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 328178874 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.165282 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.193965 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 199281685 60.50% 60.50% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 20931796 6.35% 66.85% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 4976114 1.51% 68.36% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 14405737 4.37% 72.74% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 8916437 2.71% 75.44% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 9491769 2.88% 78.32% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 4395407 1.33% 79.66% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 5797990 1.76% 81.42% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 61204935 18.58% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 198558185 60.50% 60.50% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 20911289 6.37% 66.87% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 4967188 1.51% 68.39% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 14345258 4.37% 72.76% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 8890662 2.71% 75.47% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 9436402 2.88% 78.34% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 4398507 1.34% 79.68% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 5788329 1.76% 81.45% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 60883054 18.55% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 329401870 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.259155 # Number of branch fetches per cycle -system.cpu.fetch.rate 2.027901 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 93386530 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 96217512 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 108381185 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 20386445 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 11030198 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 4725688 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 1634 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 706212594 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 6047 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 11030198 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 107646383 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 14427218 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 44142 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 114436491 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 81817438 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 697478243 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 44 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 59322145 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 20349848 # Number of times rename has blocked due to LSQ full -system.cpu.rename.FullRegisterEvents 693 # Number of times there has been no free registers -system.cpu.rename.RenamedOperands 724191424 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 3242851069 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 3242850941 # Number of integer rename lookups +system.cpu.fetch.rateDist::total 328178874 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.258697 # Number of branch fetches per cycle +system.cpu.fetch.rate 2.025996 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 92947684 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 96199178 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 107899614 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 20406722 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 10725676 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 4737184 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 1561 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 703240498 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 5895 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 10725676 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 107135136 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 14450172 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 44143 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 114043084 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 81780663 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 694816427 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 60 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 59310091 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 20339427 # Number of times rename has blocked due to LSQ full +system.cpu.rename.FullRegisterEvents 673 # Number of times there has been no free registers +system.cpu.rename.RenamedOperands 721301804 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 3230529001 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 3230528873 # Number of integer rename lookups system.cpu.rename.fp_rename_lookups 128 # Number of floating rename lookups system.cpu.rename.CommittedMaps 627419189 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 96772235 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 2137 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 2090 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 170767366 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 172981751 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 80655031 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 21643688 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 28602277 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 682247714 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 3351 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 646916263 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 1413678 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 79713119 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 198676272 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 420 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 329401870 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 1.963912 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.726446 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 93882615 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 2064 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 2020 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 170675831 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 172202980 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 80458110 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 21583677 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 28704390 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 679987725 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 3320 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 645601186 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 1370428 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 77447824 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 193234107 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 389 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 328178874 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 1.967223 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.725262 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 68982651 20.94% 20.94% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 85413517 25.93% 46.87% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 75907397 23.04% 69.92% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 40996794 12.45% 82.36% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 28857883 8.76% 91.12% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 14995240 4.55% 95.67% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 5624116 1.71% 97.38% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 6449034 1.96% 99.34% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 2175238 0.66% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 68164683 20.77% 20.77% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 85309693 25.99% 46.77% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 75934594 23.14% 69.90% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 40814180 12.44% 82.34% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 28810425 8.78% 91.12% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 14904242 4.54% 95.66% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 5586841 1.70% 97.36% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 6537919 1.99% 99.36% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 2116297 0.64% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 329401870 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 328178874 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 209715 5.57% 5.57% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 5.57% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 5.57% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 5.57% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 5.57% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 5.57% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 5.57% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 5.57% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 5.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 5.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 5.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 5.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 5.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 5.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 5.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 5.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 5.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 5.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 5.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 5.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 5.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 5.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 5.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 5.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 5.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 5.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 5.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 5.57% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 5.57% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 2699537 71.67% 77.24% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 857291 22.76% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 216945 5.75% 5.75% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 5.75% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 5.75% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 5.75% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 5.75% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 5.75% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 5.75% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 5.75% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 5.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 5.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 5.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 5.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 5.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 5.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 5.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 5.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 5.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 5.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 5.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 5.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 5.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 5.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 5.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 5.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 5.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 5.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 5.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 5.75% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 5.75% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 2691247 71.35% 77.10% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 863918 22.90% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 403968416 62.45% 62.45% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 6570 0.00% 62.45% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 62.45% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 62.45% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 62.45% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 62.45% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 62.45% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 62.45% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 62.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 62.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 62.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 62.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 62.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 62.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 62.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 62.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 62.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 62.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 62.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 62.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 62.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 62.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 62.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 62.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 62.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.00% 62.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 62.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 62.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 62.45% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 166149452 25.68% 88.13% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 76791822 11.87% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 403371869 62.48% 62.48% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 6568 0.00% 62.48% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 62.48% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 62.48% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 62.48% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 62.48% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 62.48% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 62.48% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 62.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 62.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 62.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 62.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 62.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 62.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 62.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 62.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 62.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 62.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 62.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 62.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 62.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 62.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 62.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 62.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 62.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.00% 62.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 62.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 62.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 62.48% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 165559477 25.64% 88.13% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 76663269 11.87% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 646916263 # Type of FU issued -system.cpu.iq.rate 1.958206 # Inst issue rate -system.cpu.iq.fu_busy_cnt 3766543 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.005822 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 1628414581 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 761976266 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 638610282 # Number of integer instruction queue wakeup accesses +system.cpu.iq.FU_type_0::total 645601186 # Type of FU issued +system.cpu.iq.rate 1.961498 # Inst issue rate +system.cpu.iq.fu_busy_cnt 3772110 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.005843 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 1624523748 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 757451010 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 637563052 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 36 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 16 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 650682786 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 649373276 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 20 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 30415737 # Number of loads that had data forwarded from stores +system.cpu.iew.lsq.thread0.forwLoads 30369655 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 24028931 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 122816 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 12363 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 10433791 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 23250160 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 123060 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 12375 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 10236870 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 12786 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 32242 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 12923 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 32784 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 11030198 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 797335 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 96405 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 682254196 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 711562 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 172981751 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 80655031 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 2002 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 33535 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 20290 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 12363 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 1389918 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 1519621 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 2909539 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 642699172 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 163997886 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 4217091 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 10725676 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 798492 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 92069 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 679994152 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 690727 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 172202980 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 80458110 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 1965 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 32845 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 16029 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 12375 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 1358556 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 1460812 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 2819368 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 641523461 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 163490704 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 4077725 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 3131 # number of nop insts executed -system.cpu.iew.exec_refs 239992833 # number of memory reference insts executed -system.cpu.iew.exec_branches 74738268 # Number of branches executed -system.cpu.iew.exec_stores 75994947 # Number of stores executed -system.cpu.iew.exec_rate 1.945441 # Inst execution rate -system.cpu.iew.wb_sent 640075541 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 638610298 # cumulative count of insts written-back -system.cpu.iew.wb_producers 419218635 # num instructions producing a value -system.cpu.iew.wb_consumers 650818648 # num instructions consuming a value +system.cpu.iew.exec_nop 3107 # number of nop insts executed +system.cpu.iew.exec_refs 239380202 # number of memory reference insts executed +system.cpu.iew.exec_branches 74672586 # Number of branches executed +system.cpu.iew.exec_stores 75889498 # Number of stores executed +system.cpu.iew.exec_rate 1.949109 # Inst execution rate +system.cpu.iew.wb_sent 638973087 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 637563068 # cumulative count of insts written-back +system.cpu.iew.wb_producers 418509904 # num instructions producing a value +system.cpu.iew.wb_consumers 649810327 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.933064 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.644140 # average fanout of values written-back +system.cpu.iew.wb_rate 1.937076 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.644049 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 79903729 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 77641136 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 2931 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 2409576 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 318371673 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 1.892006 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.234894 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 2340694 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 317453199 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 1.897480 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.237382 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 93985379 29.52% 29.52% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 104446341 32.81% 62.33% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 43081844 13.53% 75.86% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 8825548 2.77% 78.63% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 25971107 8.16% 86.79% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 12926353 4.06% 90.85% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 7575563 2.38% 93.23% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 1171571 0.37% 93.60% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 20387967 6.40% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 93244159 29.37% 29.37% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 104350587 32.87% 62.24% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 42987524 13.54% 75.79% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 8793922 2.77% 78.56% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 25958876 8.18% 86.73% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 12900336 4.06% 90.80% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 7627072 2.40% 93.20% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 1171824 0.37% 93.57% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 20418899 6.43% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 318371673 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 317453199 # Number of insts commited each cycle system.cpu.commit.committedInsts 570052771 # Number of instructions committed system.cpu.commit.committedOps 602360977 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -485,317 +486,191 @@ system.cpu.commit.branches 70892751 # Nu system.cpu.commit.fp_insts 16 # Number of committed floating point instructions. system.cpu.commit.int_insts 533523539 # Number of committed integer instructions. system.cpu.commit.function_calls 997573 # Number of function calls committed. -system.cpu.commit.bw_lim_events 20387967 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 20418899 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 980247800 # The number of ROB reads -system.cpu.rob.rob_writes 1375591081 # The number of ROB writes -system.cpu.timesIdled 40973 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 959775 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 977035801 # The number of ROB reads +system.cpu.rob.rob_writes 1370761733 # The number of ROB writes +system.cpu.timesIdled 41126 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 957906 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 570052720 # Number of Instructions Simulated system.cpu.committedOps 602360926 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 570052720 # Number of Instructions Simulated -system.cpu.cpi 0.579528 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.579528 # CPI: Total CPI of All Threads -system.cpu.ipc 1.725541 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.725541 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 3210576810 # number of integer regfile reads -system.cpu.int_regfile_writes 664235164 # number of integer regfile writes +system.cpu.cpi 0.577380 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.577380 # CPI: Total CPI of All Threads +system.cpu.ipc 1.731963 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.731963 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 3204362065 # number of integer regfile reads +system.cpu.int_regfile_writes 663044095 # number of integer regfile writes system.cpu.fp_regfile_reads 16 # number of floating regfile reads -system.cpu.misc_regfile_reads 905305467 # number of misc regfile reads +system.cpu.misc_regfile_reads 901644614 # number of misc regfile reads system.cpu.misc_regfile_writes 3110 # number of misc regfile writes -system.cpu.icache.replacements 62 # number of replacements -system.cpu.icache.tagsinuse 692.874511 # Cycle average of tags in use -system.cpu.icache.total_refs 67425756 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 825 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 81728.189091 # Average number of references to valid blocks. +system.cpu.icache.replacements 60 # number of replacements +system.cpu.icache.tagsinuse 685.359263 # Cycle average of tags in use +system.cpu.icache.total_refs 67083066 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 820 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 81808.617073 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 692.874511 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.338318 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.338318 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 67425756 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 67425756 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 67425756 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 67425756 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 67425756 # number of overall hits -system.cpu.icache.overall_hits::total 67425756 # number of overall hits +system.cpu.icache.occ_blocks::cpu.inst 685.359263 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.334648 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.334648 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 67083066 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 67083066 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 67083066 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 67083066 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 67083066 # number of overall hits +system.cpu.icache.overall_hits::total 67083066 # number of overall hits system.cpu.icache.ReadReq_misses::cpu.inst 1154 # number of ReadReq misses system.cpu.icache.ReadReq_misses::total 1154 # number of ReadReq misses system.cpu.icache.demand_misses::cpu.inst 1154 # number of demand (read+write) misses system.cpu.icache.demand_misses::total 1154 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 1154 # number of overall misses system.cpu.icache.overall_misses::total 1154 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 50922500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 50922500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 50922500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 50922500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 50922500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 50922500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 67426910 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 67426910 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 67426910 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 67426910 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 67426910 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 67426910 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 51351999 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 51351999 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 51351999 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 51351999 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 51351999 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 51351999 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 67084220 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 67084220 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 67084220 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 67084220 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 67084220 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 67084220 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000017 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.000017 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.000017 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.000017 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000017 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000017 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 44126.949740 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 44126.949740 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 44126.949740 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 44126.949740 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 44126.949740 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 44126.949740 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 247 # number of cycles access was blocked +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 44499.132582 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 44499.132582 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 44499.132582 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 44499.132582 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 44499.132582 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 44499.132582 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 269 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 5 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 7 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 49.400000 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 38.428571 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 328 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 328 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 328 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 328 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 328 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 328 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 826 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 826 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 826 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 826 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 826 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 826 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 38439500 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 38439500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 38439500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 38439500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 38439500 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 38439500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 334 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 334 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 334 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 334 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 334 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 334 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 820 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 820 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 820 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 820 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 820 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 820 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 38657999 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 38657999 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 38657999 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 38657999 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 38657999 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 38657999 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000012 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000012 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000012 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000012 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000012 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000012 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 46536.924939 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46536.924939 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 46536.924939 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 46536.924939 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 46536.924939 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 46536.924939 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 47143.901220 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47143.901220 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 47143.901220 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 47143.901220 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 47143.901220 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 47143.901220 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 440454 # number of replacements -system.cpu.dcache.tagsinuse 4091.536568 # Cycle average of tags in use -system.cpu.dcache.total_refs 198063046 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 444550 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 445.536039 # Average number of references to valid blocks. -system.cpu.dcache.warmup_cycle 319624000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 4091.536568 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.998910 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.998910 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 131984010 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 131984010 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 66075783 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 66075783 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 1699 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 1699 # number of LoadLockedReq hits -system.cpu.dcache.StoreCondReq_hits::cpu.data 1554 # number of StoreCondReq hits -system.cpu.dcache.StoreCondReq_hits::total 1554 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 198059793 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 198059793 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 198059793 # number of overall hits -system.cpu.dcache.overall_hits::total 198059793 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 341827 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 341827 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 3341748 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 3341748 # number of WriteReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 23 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 23 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 3683575 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 3683575 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 3683575 # number of overall misses -system.cpu.dcache.overall_misses::total 3683575 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 5150660000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 5150660000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 40139382746 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 40139382746 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 405500 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 405500 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 45290042746 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 45290042746 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 45290042746 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 45290042746 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 132325837 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 132325837 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 69417531 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 69417531 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 1722 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 1722 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::cpu.data 1554 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::total 1554 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 201743368 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 201743368 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 201743368 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 201743368 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.002583 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.002583 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.048140 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.048140 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.013357 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.013357 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.018259 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.018259 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.018259 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.018259 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15068.031490 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 15068.031490 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 12011.493011 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 12011.493011 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 17630.434783 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 17630.434783 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 12295.132513 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 12295.132513 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 12295.132513 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 12295.132513 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 131789 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 15 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 4871 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 2 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 27.055841 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 7.500000 # average number of cycles each access was blocked -system.cpu.dcache.fast_writes 0 # number of fast writes performed -system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 421553 # number of writebacks -system.cpu.dcache.writebacks::total 421553 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 144386 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 144386 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 3094637 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 3094637 # number of WriteReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 23 # number of LoadLockedReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::total 23 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 3239023 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 3239023 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 3239023 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 3239023 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 197441 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 197441 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 247111 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 247111 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 444552 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 444552 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 444552 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 444552 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 2877099000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 2877099000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4061335300 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 4061335300 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 6938434300 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 6938434300 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 6938434300 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 6938434300 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.001492 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.001492 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.003560 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.003560 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.002204 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.002204 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.002204 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.002204 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14571.943011 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14571.943011 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16435.267147 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16435.267147 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15607.700112 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 15607.700112 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 15607.700112 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 15607.700112 # average overall mshr miss latency -system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.replacements 2558 # number of replacements -system.cpu.l2cache.tagsinuse 22383.637112 # Cycle average of tags in use -system.cpu.l2cache.total_refs 517068 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 24174 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 21.389427 # Average number of references to valid blocks. +system.cpu.l2cache.replacements 2559 # number of replacements +system.cpu.l2cache.tagsinuse 22365.188889 # Cycle average of tags in use +system.cpu.l2cache.total_refs 517231 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 24170 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 21.399710 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::writebacks 20764.549268 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.inst 650.758055 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 968.329789 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::writebacks 0.633684 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.inst 0.019860 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.029551 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.683094 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits::cpu.inst 89 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 192614 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 192703 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 421553 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 421553 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 225323 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 225323 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 89 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 417937 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 418026 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 89 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 417937 # number of overall hits -system.cpu.l2cache.overall_hits::total 418026 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 737 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 4824 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 5561 # number of ReadReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 21791 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 21791 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 737 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 26615 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 27352 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 737 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 26615 # number of overall misses -system.cpu.l2cache.overall_misses::total 27352 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 36711500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 729185000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 765896500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 1543567500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 1543567500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 36711500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 2272752500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 2309464000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 36711500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 2272752500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 2309464000 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 826 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 197438 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 198264 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 421553 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 421553 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 247114 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 247114 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 826 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 444552 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 445378 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 826 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 444552 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 445378 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.892252 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.024433 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.028048 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.088182 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.088182 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.892252 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.059869 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.061413 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.892252 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.059869 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.061413 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 49812.075984 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 151157.752902 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 137726.398130 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 70835.092469 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 70835.092469 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 49812.075984 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 85393.668984 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 84434.922492 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 49812.075984 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 85393.668984 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 84434.922492 # average overall miss latency +system.cpu.l2cache.occ_blocks::writebacks 20763.498620 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.inst 646.825200 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 954.865069 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::writebacks 0.633652 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.inst 0.019740 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.029140 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.682531 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits::cpu.inst 81 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 192805 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 192886 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 421636 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 421636 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 225369 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 225369 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 81 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 418174 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 418255 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 81 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 418174 # number of overall hits +system.cpu.l2cache.overall_hits::total 418255 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 739 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 4814 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 5553 # number of ReadReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 21790 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 21790 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 739 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 26604 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 27343 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 739 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 26604 # number of overall misses +system.cpu.l2cache.overall_misses::total 27343 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 37001500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 728778000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 765779500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 1545376000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 1545376000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 37001500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 2274154000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 2311155500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 37001500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 2274154000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 2311155500 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 820 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 197619 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 198439 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 421636 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 421636 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 247159 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 247159 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 820 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 444778 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 445598 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 820 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 444778 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 445598 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.901220 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.024360 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.027983 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.088162 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.088162 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.901220 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.059814 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.061362 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.901220 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.059814 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.061362 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 50069.688769 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 151387.203988 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 137903.745723 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 70921.340064 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 70921.340064 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 50069.688769 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 85481.656894 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 84524.576674 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 50069.688769 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 85481.656894 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 84524.576674 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -807,58 +682,184 @@ system.cpu.l2cache.cache_copies 0 # nu system.cpu.l2cache.writebacks::writebacks 2537 # number of writebacks system.cpu.l2cache.writebacks::total 2537 # number of writebacks system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 3 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 10 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::total 13 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 8 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::total 11 # number of ReadReq MSHR hits system.cpu.l2cache.demand_mshr_hits::cpu.inst 3 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.data 10 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::total 13 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.data 8 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::total 11 # number of demand (read+write) MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.inst 3 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.data 10 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::total 13 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 734 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 4814 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 5548 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 21791 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 21791 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 734 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 26605 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 27339 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 734 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 26605 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 27339 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 27102664 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 668415074 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 695517738 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 1272078673 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 1272078673 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 27102664 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 1940493747 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 1967596411 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 27102664 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 1940493747 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 1967596411 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.888620 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.024382 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.027983 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.088182 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.088182 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.888620 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.059847 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.061384 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.888620 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.059847 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.061384 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 36924.610354 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 138848.166597 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 125363.687455 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 58376.333027 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 58376.333027 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 36924.610354 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 72937.182748 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 71970.313874 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 36924.610354 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 72937.182748 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 71970.313874 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_hits::cpu.data 8 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::total 11 # number of overall MSHR hits +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 736 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 4806 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 5542 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 21790 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 21790 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 736 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 26596 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 27332 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 736 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 26596 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 27332 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 27342673 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 668140562 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 695483235 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 1273790796 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 1273790796 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 27342673 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 1941931358 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 1969274031 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 27342673 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 1941931358 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 1969274031 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.897561 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.024320 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.027928 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.088162 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.088162 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.897561 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.059796 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.061338 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.897561 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.059796 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.061338 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 37150.370924 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 139022.172701 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 125493.185673 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 58457.585865 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 58457.585865 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 37150.370924 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 73015.918108 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 72050.125531 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 37150.370924 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 73015.918108 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 72050.125531 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate +system.cpu.dcache.replacements 440681 # number of replacements +system.cpu.dcache.tagsinuse 4091.500678 # Cycle average of tags in use +system.cpu.dcache.total_refs 197565955 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 444777 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 444.191033 # Average number of references to valid blocks. +system.cpu.dcache.warmup_cycle 320845000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.occ_blocks::cpu.data 4091.500678 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.998902 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.998902 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 131517978 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 131517978 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 66044747 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 66044747 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 1676 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 1676 # number of LoadLockedReq hits +system.cpu.dcache.StoreCondReq_hits::cpu.data 1554 # number of StoreCondReq hits +system.cpu.dcache.StoreCondReq_hits::total 1554 # number of StoreCondReq hits +system.cpu.dcache.demand_hits::cpu.data 197562725 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 197562725 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 197562725 # number of overall hits +system.cpu.dcache.overall_hits::total 197562725 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 342017 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 342017 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 3372784 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 3372784 # number of WriteReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.data 22 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 22 # number of LoadLockedReq misses +system.cpu.dcache.demand_misses::cpu.data 3714801 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 3714801 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 3714801 # number of overall misses +system.cpu.dcache.overall_misses::total 3714801 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 5159651000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 5159651000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 40250551202 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 40250551202 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 339000 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 339000 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 45410202202 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 45410202202 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 45410202202 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 45410202202 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 131859995 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 131859995 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 69417531 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 69417531 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 1698 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 1698 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::cpu.data 1554 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::total 1554 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 201277526 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 201277526 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 201277526 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 201277526 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.002594 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.002594 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.048587 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.048587 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.012956 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.012956 # miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.018456 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.018456 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.018456 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.018456 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15085.948944 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 15085.948944 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 11933.924972 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 11933.924972 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 15409.090909 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 15409.090909 # average LoadLockedReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 12224.127807 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 12224.127807 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 12224.127807 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 12224.127807 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 131795 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 20 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 5078 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 2 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 25.954116 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 10 # average number of cycles each access was blocked +system.cpu.dcache.fast_writes 0 # number of fast writes performed +system.cpu.dcache.cache_copies 0 # number of cache copies performed +system.cpu.dcache.writebacks::writebacks 421636 # number of writebacks +system.cpu.dcache.writebacks::total 421636 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 144398 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 144398 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 3125625 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 3125625 # number of WriteReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 22 # number of LoadLockedReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::total 22 # number of LoadLockedReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 3270023 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 3270023 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 3270023 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 3270023 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 197619 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 197619 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 247159 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 247159 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 444778 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 444778 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 444778 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 444778 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 2875780500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 2875780500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4060483756 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 4060483756 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 6936264256 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 6936264256 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 6936264256 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 6936264256 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.001499 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.001499 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.003560 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.003560 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.002210 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.002210 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.002210 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.002210 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14552.145796 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14552.145796 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16428.629975 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16428.629975 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15594.890611 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 15594.890611 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 15594.890611 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 15594.890611 # average overall mshr miss latency +system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- -- cgit v1.2.3