From fda338f8d3ba6f6cb271e2c10cb880ff064edb61 Mon Sep 17 00:00:00 2001 From: Andreas Hansson Date: Mon, 9 Jul 2012 12:35:41 -0400 Subject: Stats: Updates due to bus changes This patch bumps all the stats to reflect the bus changes, i.e. the introduction of the state variable, the division into a request and response layer, and the new default bus width of 8 bytes. --- .../se/30.eon/ref/arm/linux/o3-timing/config.ini | 4 +- .../long/se/30.eon/ref/arm/linux/o3-timing/simout | 6 +- .../se/30.eon/ref/arm/linux/o3-timing/stats.txt | 1040 ++++++++++---------- .../30.eon/ref/arm/linux/simple-timing/config.ini | 4 +- .../se/30.eon/ref/arm/linux/simple-timing/simout | 6 +- .../30.eon/ref/arm/linux/simple-timing/stats.txt | 176 ++-- 6 files changed, 616 insertions(+), 620 deletions(-) (limited to 'tests/long/se/30.eon/ref/arm/linux') diff --git a/tests/long/se/30.eon/ref/arm/linux/o3-timing/config.ini b/tests/long/se/30.eon/ref/arm/linux/o3-timing/config.ini index 27728d570..e98d14637 100644 --- a/tests/long/se/30.eon/ref/arm/linux/o3-timing/config.ini +++ b/tests/long/se/30.eon/ref/arm/linux/o3-timing/config.ini @@ -497,7 +497,7 @@ block_size=64 clock=1000 header_cycles=1 use_default_range=false -width=64 +width=8 master=system.cpu.l2cache.cpu_side slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port @@ -529,7 +529,7 @@ block_size=64 clock=1000 header_cycles=1 use_default_range=false -width=64 +width=8 master=system.physmem.port[0] slave=system.system_port system.cpu.l2cache.mem_side diff --git a/tests/long/se/30.eon/ref/arm/linux/o3-timing/simout b/tests/long/se/30.eon/ref/arm/linux/o3-timing/simout index e6faeb5f0..7d2acfcbb 100755 --- a/tests/long/se/30.eon/ref/arm/linux/o3-timing/simout +++ b/tests/long/se/30.eon/ref/arm/linux/o3-timing/simout @@ -1,8 +1,8 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jun 28 2012 22:10:14 -gem5 started Jun 29 2012 00:48:53 +gem5 compiled Jul 2 2012 09:08:16 +gem5 started Jul 2 2012 15:48:29 gem5 executing on zizzer command line: build/ARM/gem5.fast -d build/ARM/tests/fast/long/se/30.eon/arm/linux/o3-timing -re tests/run.py build/ARM/tests/fast/long/se/30.eon/arm/linux/o3-timing Global frequency set at 1000000000000 ticks per second @@ -13,4 +13,4 @@ info: Increasing stack size by one page. info: Increasing stack size by one page. info: Increasing stack size by one page. OO-style eon Time= 0.070000 -Exiting @ tick 71244143500 because target called exit() +Exiting @ tick 71229334000 because target called exit() diff --git a/tests/long/se/30.eon/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/30.eon/ref/arm/linux/o3-timing/stats.txt index e982040ed..48ec2839e 100644 --- a/tests/long/se/30.eon/ref/arm/linux/o3-timing/stats.txt +++ b/tests/long/se/30.eon/ref/arm/linux/o3-timing/stats.txt @@ -1,32 +1,32 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.071244 # Number of seconds simulated -sim_ticks 71244143500 # Number of ticks simulated -final_tick 71244143500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.071229 # Number of seconds simulated +sim_ticks 71229334000 # Number of ticks simulated +final_tick 71229334000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 187993 # Simulator instruction rate (inst/s) -host_op_rate 240337 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 49051248 # Simulator tick rate (ticks/s) -host_mem_usage 243200 # Number of bytes of host memory used -host_seconds 1452.44 # Real time elapsed on the host -sim_insts 273048446 # Number of instructions simulated -sim_ops 349076170 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu.inst 195520 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 273792 # Number of bytes read from this memory -system.physmem.bytes_read::total 469312 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 195520 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 195520 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu.inst 3055 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 4278 # Number of read requests responded to by this memory -system.physmem.num_reads::total 7333 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 2744366 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 3843011 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 6587377 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 2744366 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 2744366 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 2744366 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 3843011 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 6587377 # Total bandwidth to/from this memory (bytes/s) +host_inst_rate 127900 # Simulator instruction rate (inst/s) +host_op_rate 163512 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 33364795 # Simulator tick rate (ticks/s) +host_mem_usage 243124 # Number of bytes of host memory used +host_seconds 2134.87 # Real time elapsed on the host +sim_insts 273048466 # Number of instructions simulated +sim_ops 349076190 # Number of ops (including micro ops) simulated +system.physmem.bytes_read::cpu.inst 195712 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 273280 # Number of bytes read from this memory +system.physmem.bytes_read::total 468992 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 195712 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 195712 # Number of instructions bytes read from this memory +system.physmem.num_reads::cpu.inst 3058 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 4270 # Number of read requests responded to by this memory +system.physmem.num_reads::total 7328 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu.inst 2747632 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 3836622 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 6584254 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 2747632 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 2747632 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 2747632 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 3836622 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 6584254 # Total bandwidth to/from this memory (bytes/s) system.cpu.dtb.inst_hits 0 # ITB inst hits system.cpu.dtb.inst_misses 0 # ITB inst misses system.cpu.dtb.read_hits 0 # DTB read hits @@ -70,107 +70,107 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 191 # Number of system calls -system.cpu.numCycles 142488288 # number of cpu cycles simulated +system.cpu.numCycles 142458669 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.BPredUnit.lookups 36834655 # Number of BP lookups -system.cpu.BPredUnit.condPredicted 22011992 # Number of conditional branches predicted -system.cpu.BPredUnit.condIncorrect 2128141 # Number of conditional branches incorrect -system.cpu.BPredUnit.BTBLookups 21111775 # Number of BTB lookups -system.cpu.BPredUnit.BTBHits 17921807 # Number of BTB hits +system.cpu.BPredUnit.lookups 36827289 # Number of BP lookups +system.cpu.BPredUnit.condPredicted 22021149 # Number of conditional branches predicted +system.cpu.BPredUnit.condIncorrect 2124112 # Number of conditional branches incorrect +system.cpu.BPredUnit.BTBLookups 21185272 # Number of BTB lookups +system.cpu.BPredUnit.BTBHits 17907212 # Number of BTB hits system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.BPredUnit.usedRAS 7049660 # Number of times the RAS was used to get a target. -system.cpu.BPredUnit.RASInCorrect 9673 # Number of incorrect RAS predictions. -system.cpu.fetch.icacheStallCycles 41170537 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 330092344 # Number of instructions fetch has processed -system.cpu.fetch.Branches 36834655 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 24971467 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 74065448 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 8653461 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 20659218 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 37 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 3712 # Number of stall cycles due to pending traps -system.cpu.fetch.CacheLines 39589827 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 662584 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 142371733 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.982100 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.456260 # Number of instructions fetched each cycle (Total) +system.cpu.BPredUnit.usedRAS 7048127 # Number of times the RAS was used to get a target. +system.cpu.BPredUnit.RASInCorrect 9776 # Number of incorrect RAS predictions. +system.cpu.fetch.icacheStallCycles 41164597 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 330015965 # Number of instructions fetch has processed +system.cpu.fetch.Branches 36827289 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 24955339 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 74037174 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 8640903 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 20677414 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 46 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 3984 # Number of stall cycles due to pending traps +system.cpu.fetch.CacheLines 39570950 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 662120 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 142347473 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.981638 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.456068 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 68999572 48.46% 48.46% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 7443838 5.23% 53.69% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 5890912 4.14% 57.83% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 6290109 4.42% 62.25% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 5018667 3.53% 65.77% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 4222472 2.97% 68.74% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 3222890 2.26% 71.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 4319860 3.03% 74.04% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 36963413 25.96% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 69001909 48.47% 48.47% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 7430233 5.22% 53.69% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 5888428 4.14% 57.83% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 6296154 4.42% 62.25% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 5019761 3.53% 65.78% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 4223315 2.97% 68.75% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 3223904 2.26% 71.01% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 4316057 3.03% 74.04% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 36947712 25.96% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 142371733 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.258510 # Number of branch fetches per cycle -system.cpu.fetch.rate 2.316628 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 47920905 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 15947714 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 69670851 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 2428941 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 6403322 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 7589257 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 69989 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 416841547 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 209997 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 6403322 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 53735690 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 1551358 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 361067 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 66219864 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 14100432 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 406248964 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 31 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 1649610 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 10115480 # Number of times rename has blocked due to LSQ full -system.cpu.rename.FullRegisterEvents 773 # Number of times there has been no free registers -system.cpu.rename.RenamedOperands 445265070 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 2397426033 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 1310073571 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 1087352462 # Number of floating rename lookups -system.cpu.rename.CommittedMaps 384584954 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 60680116 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 19505 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 19502 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 35831958 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 105842469 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 93258241 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 4666139 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 5699487 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 393022623 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 30465 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 378573033 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 1364119 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 42964941 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 113697743 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 5987 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 142371733 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 2.659046 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 2.045030 # Number of insts issued each cycle +system.cpu.fetch.rateDist::total 142347473 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.258512 # Number of branch fetches per cycle +system.cpu.fetch.rate 2.316573 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 47914284 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 15959399 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 69656008 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 2423234 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 6394548 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 7585679 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 70199 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 416758303 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 209359 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 6394548 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 53729037 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 1556343 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 362126 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 66198989 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 14106430 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 406180848 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 80 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 1648620 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 10123493 # Number of times rename has blocked due to LSQ full +system.cpu.rename.FullRegisterEvents 1169 # Number of times there has been no free registers +system.cpu.rename.RenamedOperands 445266108 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 2397137405 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 1309627482 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 1087509923 # Number of floating rename lookups +system.cpu.rename.CommittedMaps 384584986 # Number of HB maps that are committed +system.cpu.rename.UndoneMaps 60681122 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 19329 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 19327 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 35836582 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 105837544 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 93231927 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 4645950 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 5672170 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 392964645 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 30275 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 378555721 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 1363581 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 42910046 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 113514871 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 5793 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 142347473 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 2.659378 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 2.045296 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 29238426 20.54% 20.54% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 20559915 14.44% 34.98% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 20888687 14.67% 49.65% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 18235605 12.81% 62.46% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 24142271 16.96% 79.42% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 16046767 11.27% 90.69% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 9027765 6.34% 97.03% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 3298956 2.32% 99.34% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 933341 0.66% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 29227228 20.53% 20.53% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 20574959 14.45% 34.99% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 20845821 14.64% 49.63% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 18255784 12.82% 62.46% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 24133952 16.95% 79.41% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 16055098 11.28% 90.69% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 9008550 6.33% 97.02% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 3309478 2.32% 99.34% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 936603 0.66% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 142371733 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 142347473 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 9050 0.05% 0.05% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 4700 0.03% 0.08% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 9705 0.05% 0.05% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 4696 0.03% 0.08% # attempts to use FU when none available system.cpu.iq.fu_full::IntDiv 0 0.00% 0.08% # attempts to use FU when none available system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.08% # attempts to use FU when none available system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.08% # attempts to use FU when none available @@ -189,22 +189,22 @@ system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 0.08% # at system.cpu.iq.fu_full::SimdShift 0 0.00% 0.08% # attempts to use FU when none available system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 0.08% # attempts to use FU when none available system.cpu.iq.fu_full::SimdSqrt 0 0.00% 0.08% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 48305 0.27% 0.35% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 48154 0.27% 0.35% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 0.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 7771 0.04% 0.39% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 390 0.00% 0.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 7801 0.04% 0.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 391 0.00% 0.39% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatDiv 3 0.00% 0.39% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 194430 1.08% 1.47% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 4896 0.03% 1.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 241266 1.34% 2.85% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 194497 1.08% 1.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 4577 0.03% 1.50% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 241305 1.34% 2.85% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 2.85% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 9438470 52.59% 55.43% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 7998776 44.57% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 9433836 52.57% 55.42% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 7998969 44.58% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 128705433 34.00% 34.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 2178586 0.58% 34.57% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 128679498 33.99% 33.99% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 2178469 0.58% 34.57% # Type of FU issued system.cpu.iq.FU_type_0::IntDiv 0 0.00% 34.57% # Type of FU issued system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 34.57% # Type of FU issued system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 34.57% # Type of FU issued @@ -215,7 +215,7 @@ system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 34.57% # Ty system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 34.57% # Type of FU issued system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 34.57% # Type of FU issued system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 34.57% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 5 0.00% 34.57% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 3 0.00% 34.57% # Type of FU issued system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 34.57% # Type of FU issued system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 34.57% # Type of FU issued system.cpu.iq.FU_type_0::SimdMult 0 0.00% 34.57% # Type of FU issued @@ -223,169 +223,169 @@ system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 34.57% # Ty system.cpu.iq.FU_type_0::SimdShift 0 0.00% 34.57% # Type of FU issued system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 34.57% # Type of FU issued system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 34.57% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 6839771 1.81% 36.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 36.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 8697995 2.30% 38.68% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 3451888 0.91% 39.59% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 1605167 0.42% 40.01% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 21254253 5.61% 45.63% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 7183697 1.90% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 7136969 1.89% 49.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 175286 0.05% 49.46% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 102677998 27.12% 76.58% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 88665985 23.42% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 6838580 1.81% 36.37% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 36.37% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 8699925 2.30% 38.67% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 3453303 0.91% 39.58% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 1605459 0.42% 40.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 21250786 5.61% 45.62% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 7183426 1.90% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 7137674 1.89% 49.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 175287 0.05% 49.45% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 102689873 27.13% 76.58% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 88663438 23.42% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 378573033 # Type of FU issued -system.cpu.iq.rate 2.656871 # Inst issue rate -system.cpu.iq.fu_busy_cnt 17948057 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.047410 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 668230837 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 303627249 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 252741444 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 250599138 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 132404625 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 118730959 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 267327381 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 129193709 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 10789214 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 378555721 # Type of FU issued +system.cpu.iq.rate 2.657302 # Inst issue rate +system.cpu.iq.fu_busy_cnt 17943934 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.047401 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 668132849 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 303460922 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 252722845 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 250633581 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 132457901 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 118739342 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 267290872 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 129208783 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 10791540 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 11191376 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 112013 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 13979 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 10880305 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 11186447 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 112704 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 14184 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 10853987 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 7857 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 112 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 9836 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 124 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 6403322 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 34047 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 1473 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 393102382 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 1223414 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 105842469 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 93258241 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 19294 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 195 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 174 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 13979 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 1692038 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 558009 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 2250047 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 373788733 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 101161202 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 4784300 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 6394548 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 40816 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 2257 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 393044352 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 1233465 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 105837544 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 93231927 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 19117 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 279 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 239 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 14184 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 1686736 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 558131 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 2244867 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 373775544 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 101165584 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 4780177 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 49294 # number of nop insts executed -system.cpu.iew.exec_refs 188542226 # number of memory reference insts executed -system.cpu.iew.exec_branches 32415827 # Number of branches executed -system.cpu.iew.exec_stores 87381024 # Number of stores executed -system.cpu.iew.exec_rate 2.623294 # Inst execution rate -system.cpu.iew.wb_sent 372275263 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 371472403 # cumulative count of insts written-back -system.cpu.iew.wb_producers 184833323 # num instructions producing a value -system.cpu.iew.wb_consumers 367854017 # num instructions consuming a value +system.cpu.iew.exec_nop 49432 # number of nop insts executed +system.cpu.iew.exec_refs 188551589 # number of memory reference insts executed +system.cpu.iew.exec_branches 32411941 # Number of branches executed +system.cpu.iew.exec_stores 87386005 # Number of stores executed +system.cpu.iew.exec_rate 2.623747 # Inst execution rate +system.cpu.iew.wb_sent 372264339 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 371462187 # cumulative count of insts written-back +system.cpu.iew.wb_producers 184812981 # num instructions producing a value +system.cpu.iew.wb_consumers 367833213 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 2.607038 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.502464 # average fanout of values written-back +system.cpu.iew.wb_rate 2.607508 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.502437 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitCommittedInsts 273049058 # The number of committed instructions -system.cpu.commit.commitCommittedOps 349076782 # The number of committed instructions -system.cpu.commit.commitSquashedInsts 44025608 # The number of squashed insts skipped by commit -system.cpu.commit.commitNonSpecStalls 24478 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 2100754 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 135968412 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 2.567337 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.653672 # Number of insts commited each cycle +system.cpu.commit.commitCommittedInsts 273049078 # The number of committed instructions +system.cpu.commit.commitCommittedOps 349076802 # The number of committed instructions +system.cpu.commit.commitSquashedInsts 43967644 # The number of squashed insts skipped by commit +system.cpu.commit.commitNonSpecStalls 24482 # The number of times commit has been forced to stall to communicate backwards +system.cpu.commit.branchMispredicts 2096481 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 135952926 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 2.567630 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.653370 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 38641813 28.42% 28.42% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 29058445 21.37% 49.79% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 13534255 9.95% 59.75% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 11222379 8.25% 68.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 13789944 10.14% 78.14% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 7224545 5.31% 83.45% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 4032637 2.97% 86.42% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 3910785 2.88% 89.30% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 14553609 10.70% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 38639864 28.42% 28.42% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 29020043 21.35% 49.77% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 13541053 9.96% 59.73% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 11234412 8.26% 67.99% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 13804382 10.15% 78.14% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 7226420 5.32% 83.46% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 4033022 2.97% 86.43% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 3906183 2.87% 89.30% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 14547547 10.70% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 135968412 # Number of insts commited each cycle -system.cpu.commit.committedInsts 273049058 # Number of instructions committed -system.cpu.commit.committedOps 349076782 # Number of ops (including micro ops) committed +system.cpu.commit.committed_per_cycle::total 135952926 # Number of insts commited each cycle +system.cpu.commit.committedInsts 273049078 # Number of instructions committed +system.cpu.commit.committedOps 349076802 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu.commit.refs 177029029 # Number of memory references committed -system.cpu.commit.loads 94651093 # Number of loads committed +system.cpu.commit.refs 177029037 # Number of memory references committed +system.cpu.commit.loads 94651097 # Number of loads committed system.cpu.commit.membars 11033 # Number of memory barriers committed -system.cpu.commit.branches 30523988 # Number of branches committed +system.cpu.commit.branches 30523992 # Number of branches committed system.cpu.commit.fp_insts 114216705 # Number of committed floating point instructions. -system.cpu.commit.int_insts 279593987 # Number of committed integer instructions. +system.cpu.commit.int_insts 279594003 # Number of committed integer instructions. system.cpu.commit.function_calls 6225112 # Number of function calls committed. -system.cpu.commit.bw_lim_events 14553609 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 14547547 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 514514670 # The number of ROB reads -system.cpu.rob.rob_writes 792612920 # The number of ROB writes -system.cpu.timesIdled 2826 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 116555 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.committedInsts 273048446 # Number of Instructions Simulated -system.cpu.committedOps 349076170 # Number of Ops (including micro ops) Simulated -system.cpu.committedInsts_total 273048446 # Number of Instructions Simulated -system.cpu.cpi 0.521843 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.521843 # CPI: Total CPI of All Threads -system.cpu.ipc 1.916287 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.916287 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 1784947411 # number of integer regfile reads -system.cpu.int_regfile_writes 236351279 # number of integer regfile writes -system.cpu.fp_regfile_reads 189697788 # number of floating regfile reads -system.cpu.fp_regfile_writes 133433924 # number of floating regfile writes -system.cpu.misc_regfile_reads 991980863 # number of misc regfile reads -system.cpu.misc_regfile_writes 34426471 # number of misc regfile writes -system.cpu.icache.replacements 14091 # number of replacements -system.cpu.icache.tagsinuse 1855.139503 # Cycle average of tags in use -system.cpu.icache.total_refs 39573076 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 15985 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 2475.638161 # Average number of references to valid blocks. +system.cpu.rob.rob_reads 514447302 # The number of ROB reads +system.cpu.rob.rob_writes 792488332 # The number of ROB writes +system.cpu.timesIdled 3380 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 111196 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.committedInsts 273048466 # Number of Instructions Simulated +system.cpu.committedOps 349076190 # Number of Ops (including micro ops) Simulated +system.cpu.committedInsts_total 273048466 # Number of Instructions Simulated +system.cpu.cpi 0.521734 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.521734 # CPI: Total CPI of All Threads +system.cpu.ipc 1.916686 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.916686 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 1784924885 # number of integer regfile reads +system.cpu.int_regfile_writes 236340288 # number of integer regfile writes +system.cpu.fp_regfile_reads 189697402 # number of floating regfile reads +system.cpu.fp_regfile_writes 133438574 # number of floating regfile writes +system.cpu.misc_regfile_reads 991950959 # number of misc regfile reads +system.cpu.misc_regfile_writes 34426479 # number of misc regfile writes +system.cpu.icache.replacements 14092 # number of replacements +system.cpu.icache.tagsinuse 1857.122291 # Cycle average of tags in use +system.cpu.icache.total_refs 39554212 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 15988 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 2473.993745 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 1855.139503 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.905830 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.905830 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 39573076 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 39573076 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 39573076 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 39573076 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 39573076 # number of overall hits -system.cpu.icache.overall_hits::total 39573076 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 16751 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 16751 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 16751 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 16751 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 16751 # number of overall misses -system.cpu.icache.overall_misses::total 16751 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 205369500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 205369500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 205369500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 205369500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 205369500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 205369500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 39589827 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 39589827 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 39589827 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 39589827 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 39589827 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 39589827 # number of overall (read+write) accesses +system.cpu.icache.occ_blocks::cpu.inst 1857.122291 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.906798 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.906798 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 39554212 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 39554212 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 39554212 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 39554212 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 39554212 # number of overall hits +system.cpu.icache.overall_hits::total 39554212 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 16738 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 16738 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 16738 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 16738 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 16738 # number of overall misses +system.cpu.icache.overall_misses::total 16738 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 211077500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 211077500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 211077500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 211077500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 211077500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 211077500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 39570950 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 39570950 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 39570950 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 39570950 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 39570950 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 39570950 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000423 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.000423 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.000423 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.000423 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000423 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000423 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12260.133723 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 12260.133723 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 12260.133723 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 12260.133723 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 12260.133723 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 12260.133723 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12610.676305 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 12610.676305 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 12610.676305 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 12610.676305 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 12610.676305 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 12610.676305 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -394,146 +394,146 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 765 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 765 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 765 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 765 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 765 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 765 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 15986 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 15986 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 15986 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 15986 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 15986 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 15986 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 137471000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 137471000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 137471000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 137471000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 137471000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 137471000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 750 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 750 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 750 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 750 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 750 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 750 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 15988 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 15988 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 15988 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 15988 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 15988 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 15988 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 140340000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 140340000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 140340000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 140340000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 140340000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 140340000 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000404 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000404 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000404 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000404 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000404 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000404 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 8599.462029 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 8599.462029 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 8599.462029 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 8599.462029 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 8599.462029 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 8599.462029 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 8777.833375 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 8777.833375 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 8777.833375 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 8777.833375 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 8777.833375 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 8777.833375 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 1422 # number of replacements -system.cpu.dcache.tagsinuse 3120.754345 # Cycle average of tags in use -system.cpu.dcache.total_refs 172231049 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 4634 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 37166.821105 # Average number of references to valid blocks. +system.cpu.dcache.replacements 1419 # number of replacements +system.cpu.dcache.tagsinuse 3123.008839 # Cycle average of tags in use +system.cpu.dcache.total_refs 172229353 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 4629 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 37206.600346 # Average number of references to valid blocks. system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 3120.754345 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.761903 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.761903 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 90171406 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 90171406 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 82032842 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 82032842 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 13547 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 13547 # number of LoadLockedReq hits -system.cpu.dcache.StoreCondReq_hits::cpu.data 13253 # number of StoreCondReq hits -system.cpu.dcache.StoreCondReq_hits::total 13253 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 172204248 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 172204248 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 172204248 # number of overall hits -system.cpu.dcache.overall_hits::total 172204248 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 3698 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 3698 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 19818 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 19818 # number of WriteReq misses +system.cpu.dcache.occ_blocks::cpu.data 3123.008839 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.762453 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.762453 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 90171250 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 90171250 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 82031303 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 82031303 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 13543 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 13543 # number of LoadLockedReq hits +system.cpu.dcache.StoreCondReq_hits::cpu.data 13257 # number of StoreCondReq hits +system.cpu.dcache.StoreCondReq_hits::total 13257 # number of StoreCondReq hits +system.cpu.dcache.demand_hits::cpu.data 172202553 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 172202553 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 172202553 # number of overall hits +system.cpu.dcache.overall_hits::total 172202553 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 3872 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 3872 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 21357 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 21357 # number of WriteReq misses system.cpu.dcache.LoadLockedReq_misses::cpu.data 2 # number of LoadLockedReq misses system.cpu.dcache.LoadLockedReq_misses::total 2 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 23516 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 23516 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 23516 # number of overall misses -system.cpu.dcache.overall_misses::total 23516 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 118442000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 118442000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 655611500 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 655611500 # number of WriteReq miss cycles +system.cpu.dcache.demand_misses::cpu.data 25229 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 25229 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 25229 # number of overall misses +system.cpu.dcache.overall_misses::total 25229 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 139932500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 139932500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 828692500 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 828692500 # number of WriteReq miss cycles system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 76000 # number of LoadLockedReq miss cycles system.cpu.dcache.LoadLockedReq_miss_latency::total 76000 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 774053500 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 774053500 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 774053500 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 774053500 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 90175104 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 90175104 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_miss_latency::cpu.data 968625000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 968625000 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 968625000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 968625000 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 90175122 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 90175122 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 82052660 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 82052660 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 13549 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 13549 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::cpu.data 13253 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::total 13253 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 172227764 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 172227764 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 172227764 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 172227764 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000041 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.000041 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000242 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.000242 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 13545 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 13545 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::cpu.data 13257 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::total 13257 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 172227782 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 172227782 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 172227782 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 172227782 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000043 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.000043 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000260 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.000260 # miss rate for WriteReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000148 # miss rate for LoadLockedReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000148 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.000137 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.000137 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.000137 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.000137 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 32028.664143 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 32028.664143 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33081.617721 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 33081.617721 # average WriteReq miss latency +system.cpu.dcache.demand_miss_rate::cpu.data 0.000146 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.000146 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.000146 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.000146 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 36139.591942 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 36139.591942 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 38801.915063 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 38801.915063 # average WriteReq miss latency system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 38000 # average LoadLockedReq miss latency system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 38000 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 32916.035890 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 32916.035890 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 32916.035890 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 32916.035890 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 38393.317214 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 38393.317214 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 38393.317214 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 38393.317214 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 307000 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 334500 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 11 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 12 # number of cycles access was blocked system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 27909.090909 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 27875 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 1041 # number of writebacks -system.cpu.dcache.writebacks::total 1041 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 1882 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 1882 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 16999 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 16999 # number of WriteReq MSHR hits +system.cpu.dcache.writebacks::writebacks 1036 # number of writebacks +system.cpu.dcache.writebacks::total 1036 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 2060 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 2060 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 18540 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 18540 # number of WriteReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 2 # number of LoadLockedReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::total 2 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 18881 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 18881 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 18881 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 18881 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1816 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 1816 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 2819 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 2819 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 4635 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 4635 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 4635 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 4635 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 55172500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 55172500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 100155500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 100155500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 155328000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 155328000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 155328000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 155328000 # number of overall MSHR miss cycles +system.cpu.dcache.demand_mshr_hits::cpu.data 20600 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 20600 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 20600 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 20600 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1812 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 1812 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 2817 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 2817 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 4629 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 4629 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 4629 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 4629 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 59543000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 59543000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 108480500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 108480500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 168023500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 168023500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 168023500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 168023500 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000020 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000020 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000034 # mshr miss rate for WriteReq accesses @@ -542,102 +542,98 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000027 system.cpu.dcache.demand_mshr_miss_rate::total 0.000027 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000027 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.000027 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 30381.332599 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30381.332599 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35528.733593 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35528.733593 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 33511.974110 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 33511.974110 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 33511.974110 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 33511.974110 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 32860.375276 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32860.375276 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 38509.229677 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38509.229677 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 36298.012530 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 36298.012530 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 36298.012530 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 36298.012530 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.tagsinuse 3993.397220 # Cycle average of tags in use -system.cpu.l2cache.total_refs 13323 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 5445 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 2.446832 # Average number of references to valid blocks. +system.cpu.l2cache.tagsinuse 3998.487468 # Cycle average of tags in use +system.cpu.l2cache.total_refs 13321 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 5435 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 2.450966 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::writebacks 372.052721 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.inst 2804.768410 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 816.576088 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::writebacks 0.011354 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.inst 0.085595 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.024920 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.121869 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits::cpu.inst 12916 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 301 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 13217 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 1041 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 1041 # number of Writeback hits -system.cpu.l2cache.UpgradeReq_hits::cpu.data 1 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_hits::total 1 # number of UpgradeReq hits +system.cpu.l2cache.occ_blocks::writebacks 369.804523 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.inst 2809.273532 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 819.409413 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::writebacks 0.011286 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.inst 0.085732 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.025006 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.122024 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits::cpu.inst 12911 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 300 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 13211 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 1036 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 1036 # number of Writeback hits system.cpu.l2cache.ReadExReq_hits::cpu.data 18 # number of ReadExReq hits system.cpu.l2cache.ReadExReq_hits::total 18 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 12916 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 319 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 13235 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 12916 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 319 # number of overall hits -system.cpu.l2cache.overall_hits::total 13235 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 3069 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 1513 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 4582 # number of ReadReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 2802 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 2802 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 3069 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 4315 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 7384 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 3069 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 4315 # number of overall misses -system.cpu.l2cache.overall_misses::total 7384 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 105043500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 51988500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 157032000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 96644500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 96644500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 105043500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 148633000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 253676500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 105043500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 148633000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 253676500 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 15985 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 1814 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.demand_hits::cpu.inst 12911 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 318 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 13229 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 12911 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 318 # number of overall hits +system.cpu.l2cache.overall_hits::total 13229 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 3077 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 1511 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 4588 # number of ReadReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 2800 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 2800 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 3077 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 4311 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 7388 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 3077 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 4311 # number of overall misses +system.cpu.l2cache.overall_misses::total 7388 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 108258000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 56236500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 164494500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 104322000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 104322000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 108258000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 160558500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 268816500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 108258000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 160558500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 268816500 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 15988 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 1811 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 17799 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 1041 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 1041 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 1 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 1 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 2820 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 2820 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 15985 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 4634 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 20619 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 15985 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 4634 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 20619 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.191992 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.834068 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.257430 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.993617 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.993617 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.191992 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.931161 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.358116 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.191992 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.931161 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.358116 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34227.272727 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34361.202908 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 34271.497163 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34491.256246 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34491.256246 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34227.272727 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34445.654693 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 34354.888949 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34227.272727 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34445.654693 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 34354.888949 # average overall miss latency +system.cpu.l2cache.Writeback_accesses::writebacks 1036 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 1036 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 2818 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 2818 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 15988 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 4629 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 20617 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 15988 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 4629 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 20617 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.192457 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.834346 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.257767 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.993612 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.993612 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.192457 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.931303 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.358345 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.192457 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.931303 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.358345 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 35182.970426 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 37218.067505 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 35853.204010 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 37257.857143 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 37257.857143 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 35182.970426 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 37243.910926 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 36385.557661 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 35182.970426 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 37243.910926 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 36385.557661 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -646,59 +642,59 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 14 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 37 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::total 51 # number of ReadReq MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.inst 14 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.data 37 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::total 51 # number of demand (read+write) MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.inst 14 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.data 37 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::total 51 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3055 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1476 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 4531 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 2802 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 2802 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 3055 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 4278 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 7333 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 3055 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 4278 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 7333 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 94947500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 46180500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 141128000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 87716500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 87716500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 94947500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 133897000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 228844500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 94947500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 133897000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 228844500 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.191117 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.813671 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.254565 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.993617 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.993617 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.191117 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.923177 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.355643 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.191117 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.923177 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.355643 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31079.378069 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31287.601626 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31147.208122 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31304.960742 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31304.960742 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31079.378069 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31298.971482 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31207.486704 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31079.378069 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31298.971482 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31207.486704 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 19 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 41 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::total 60 # number of ReadReq MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.inst 19 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.data 41 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::total 60 # number of demand (read+write) MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.inst 19 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.data 41 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::total 60 # number of overall MSHR hits +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3058 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1470 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 4528 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 2800 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 2800 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 3058 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 4270 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 7328 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 3058 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 4270 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 7328 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 98125000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 50350500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 148475500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 95488500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 95488500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 98125000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 145839000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 243964000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 98125000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 145839000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 243964000 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.191268 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.811706 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.254396 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.993612 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.993612 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.191268 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.922445 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.355435 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.191268 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.922445 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.355435 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 32087.965991 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 34252.040816 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 32790.525618 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 34103.035714 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 34103.035714 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 32087.965991 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 34154.332553 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 33292.030568 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 32087.965991 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 34154.332553 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 33292.030568 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/30.eon/ref/arm/linux/simple-timing/config.ini b/tests/long/se/30.eon/ref/arm/linux/simple-timing/config.ini index 68ac46334..0fa8c3883 100644 --- a/tests/long/se/30.eon/ref/arm/linux/simple-timing/config.ini +++ b/tests/long/se/30.eon/ref/arm/linux/simple-timing/config.ini @@ -166,7 +166,7 @@ block_size=64 clock=1000 header_cycles=1 use_default_range=false -width=64 +width=8 master=system.cpu.l2cache.cpu_side slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port @@ -198,7 +198,7 @@ block_size=64 clock=1000 header_cycles=1 use_default_range=false -width=64 +width=8 master=system.physmem.port[0] slave=system.system_port system.cpu.l2cache.mem_side diff --git a/tests/long/se/30.eon/ref/arm/linux/simple-timing/simout b/tests/long/se/30.eon/ref/arm/linux/simple-timing/simout index ddb90c634..091d7545a 100755 --- a/tests/long/se/30.eon/ref/arm/linux/simple-timing/simout +++ b/tests/long/se/30.eon/ref/arm/linux/simple-timing/simout @@ -1,8 +1,8 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jun 28 2012 22:10:14 -gem5 started Jun 29 2012 00:56:30 +gem5 compiled Jul 2 2012 09:08:16 +gem5 started Jul 2 2012 16:02:17 gem5 executing on zizzer command line: build/ARM/gem5.fast -d build/ARM/tests/fast/long/se/30.eon/arm/linux/simple-timing -re tests/run.py build/ARM/tests/fast/long/se/30.eon/arm/linux/simple-timing Global frequency set at 1000000000000 ticks per second @@ -13,4 +13,4 @@ info: Increasing stack size by one page. info: Increasing stack size by one page. info: Increasing stack size by one page. OO-style eon Time= 0.520000 -Exiting @ tick 525854423000 because target called exit() +Exiting @ tick 525920061000 because target called exit() diff --git a/tests/long/se/30.eon/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/30.eon/ref/arm/linux/simple-timing/stats.txt index bbdf06ba7..3487a1e4f 100644 --- a/tests/long/se/30.eon/ref/arm/linux/simple-timing/stats.txt +++ b/tests/long/se/30.eon/ref/arm/linux/simple-timing/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.525854 # Number of seconds simulated -sim_ticks 525854423000 # Number of ticks simulated -final_tick 525854423000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.525920 # Number of seconds simulated +sim_ticks 525920061000 # Number of ticks simulated +final_tick 525920061000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 1009014 # Simulator instruction rate (inst/s) -host_op_rate 1289987 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 1945426950 # Simulator tick rate (ticks/s) -host_mem_usage 241152 # Number of bytes of host memory used -host_seconds 270.30 # Real time elapsed on the host +host_inst_rate 966127 # Simulator instruction rate (inst/s) +host_op_rate 1235157 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 1862970627 # Simulator tick rate (ticks/s) +host_mem_usage 241076 # Number of bytes of host memory used +host_seconds 282.30 # Real time elapsed on the host sim_insts 272739283 # Number of instructions simulated sim_ops 348687122 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu.inst 166976 # Number of bytes read from this memory @@ -19,14 +19,14 @@ system.physmem.bytes_inst_read::total 166976 # Nu system.physmem.num_reads::cpu.inst 2609 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 4223 # Number of read requests responded to by this memory system.physmem.num_reads::total 6832 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 317533 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 513967 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 831500 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 317533 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 317533 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 317533 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 513967 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 831500 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 317493 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 513903 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 831396 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 317493 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 317493 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 317493 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 513903 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 831396 # Total bandwidth to/from this memory (bytes/s) system.cpu.dtb.inst_hits 0 # ITB inst hits system.cpu.dtb.inst_misses 0 # ITB inst misses system.cpu.dtb.read_hits 0 # DTB read hits @@ -70,7 +70,7 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 191 # Number of system calls -system.cpu.numCycles 1051708846 # number of cpu cycles simulated +system.cpu.numCycles 1051840122 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 272739283 # Number of instructions committed @@ -89,18 +89,18 @@ system.cpu.num_mem_refs 177024356 # nu system.cpu.num_load_insts 94648757 # Number of load instructions system.cpu.num_store_insts 82375599 # Number of store instructions system.cpu.num_idle_cycles 0 # Number of idle cycles -system.cpu.num_busy_cycles 1051708846 # Number of busy cycles +system.cpu.num_busy_cycles 1051840122 # Number of busy cycles system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles system.cpu.idle_fraction 0 # Percentage of idle cycles system.cpu.icache.replacements 13796 # number of replacements -system.cpu.icache.tagsinuse 1765.984191 # Cycle average of tags in use +system.cpu.icache.tagsinuse 1765.965460 # Cycle average of tags in use system.cpu.icache.total_refs 348644747 # Total number of references to valid blocks. system.cpu.icache.sampled_refs 15603 # Sample count of references to valid blocks. system.cpu.icache.avg_refs 22344.725181 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 1765.984191 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.862297 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.862297 # Average percentage of cache occupancy +system.cpu.icache.occ_blocks::cpu.inst 1765.965460 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.862288 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.862288 # Average percentage of cache occupancy system.cpu.icache.ReadReq_hits::cpu.inst 348644747 # number of ReadReq hits system.cpu.icache.ReadReq_hits::total 348644747 # number of ReadReq hits system.cpu.icache.demand_hits::cpu.inst 348644747 # number of demand (read+write) hits @@ -113,12 +113,12 @@ system.cpu.icache.demand_misses::cpu.inst 15603 # n system.cpu.icache.demand_misses::total 15603 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 15603 # number of overall misses system.cpu.icache.overall_misses::total 15603 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 328020000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 328020000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 328020000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 328020000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 328020000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 328020000 # number of overall miss cycles +system.cpu.icache.ReadReq_miss_latency::cpu.inst 328087000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 328087000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 328087000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 328087000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 328087000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 328087000 # number of overall miss cycles system.cpu.icache.ReadReq_accesses::cpu.inst 348660350 # number of ReadReq accesses(hits+misses) system.cpu.icache.ReadReq_accesses::total 348660350 # number of ReadReq accesses(hits+misses) system.cpu.icache.demand_accesses::cpu.inst 348660350 # number of demand (read+write) accesses @@ -131,12 +131,12 @@ system.cpu.icache.demand_miss_rate::cpu.inst 0.000045 system.cpu.icache.demand_miss_rate::total 0.000045 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000045 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000045 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 21022.880215 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 21022.880215 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 21022.880215 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 21022.880215 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 21022.880215 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 21022.880215 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 21027.174261 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 21027.174261 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 21027.174261 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 21027.174261 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 21027.174261 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 21027.174261 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -151,34 +151,34 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 15603 system.cpu.icache.demand_mshr_misses::total 15603 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 15603 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 15603 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 281211000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 281211000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 281211000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 281211000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 281211000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 281211000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 281278000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 281278000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 281278000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 281278000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 281278000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 281278000 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000045 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000045 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000045 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000045 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000045 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000045 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 18022.880215 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18022.880215 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 18022.880215 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 18022.880215 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 18022.880215 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 18022.880215 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 18027.174261 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18027.174261 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 18027.174261 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 18027.174261 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 18027.174261 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 18027.174261 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.replacements 1332 # number of replacements -system.cpu.dcache.tagsinuse 3078.396294 # Cycle average of tags in use +system.cpu.dcache.tagsinuse 3078.361570 # Cycle average of tags in use system.cpu.dcache.total_refs 176641599 # Total number of references to valid blocks. system.cpu.dcache.sampled_refs 4478 # Sample count of references to valid blocks. system.cpu.dcache.avg_refs 39446.538410 # Average number of references to valid blocks. system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 3078.396294 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.751562 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.751562 # Average percentage of cache occupancy +system.cpu.dcache.occ_blocks::cpu.data 3078.361570 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.751553 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.751553 # Average percentage of cache occupancy system.cpu.dcache.ReadReq_hits::cpu.data 94570004 # number of ReadReq hits system.cpu.dcache.ReadReq_hits::total 94570004 # number of ReadReq hits system.cpu.dcache.WriteReq_hits::cpu.data 82049805 # number of WriteReq hits @@ -199,14 +199,14 @@ system.cpu.dcache.demand_misses::cpu.data 4478 # n system.cpu.dcache.demand_misses::total 4478 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 4478 # number of overall misses system.cpu.dcache.overall_misses::total 4478 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 79898000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 79898000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 160160000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 160160000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 240058000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 240058000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 240058000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 240058000 # number of overall miss cycles +system.cpu.dcache.ReadReq_miss_latency::cpu.data 80120000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 80120000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 160192000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 160192000 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 240312000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 240312000 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 240312000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 240312000 # number of overall miss cycles system.cpu.dcache.ReadReq_accesses::cpu.data 94571610 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_accesses::total 94571610 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 82052677 # number of WriteReq accesses(hits+misses) @@ -227,14 +227,14 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.000025 system.cpu.dcache.demand_miss_rate::total 0.000025 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.000025 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.000025 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 49749.688667 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 49749.688667 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55766.016713 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 55766.016713 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 53608.307280 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 53608.307280 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 53608.307280 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 53608.307280 # average overall miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 49887.920299 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 49887.920299 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55777.158774 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 55777.158774 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 53665.029031 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 53665.029031 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 53665.029031 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 53665.029031 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -253,14 +253,14 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 4478 system.cpu.dcache.demand_mshr_misses::total 4478 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 4478 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 4478 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 75080000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 75080000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 151544000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 151544000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 226624000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 226624000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 226624000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 226624000 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 75302000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 75302000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 151576000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 151576000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 226878000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 226878000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 226878000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 226878000 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000017 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000017 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000035 # mshr miss rate for WriteReq accesses @@ -269,28 +269,28 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000025 system.cpu.dcache.demand_mshr_miss_rate::total 0.000025 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000025 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.000025 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 46749.688667 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46749.688667 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52766.016713 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52766.016713 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 50608.307280 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 50608.307280 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 50608.307280 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 50608.307280 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 46887.920299 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46887.920299 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52777.158774 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52777.158774 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 50665.029031 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 50665.029031 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 50665.029031 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 50665.029031 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.tagsinuse 3487.701804 # Cycle average of tags in use +system.cpu.l2cache.tagsinuse 3487.655618 # Cycle average of tags in use system.cpu.l2cache.total_refs 13310 # Total number of references to valid blocks. system.cpu.l2cache.sampled_refs 4882 # Sample count of references to valid blocks. system.cpu.l2cache.avg_refs 2.726342 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::writebacks 341.613277 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.inst 2408.384377 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 737.704150 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::writebacks 341.607182 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.inst 2408.352970 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 737.695465 # Average occupied blocks per requestor system.cpu.l2cache.occ_percent::writebacks 0.010425 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.inst 0.073498 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.inst 0.073497 # Average percentage of cache occupancy system.cpu.l2cache.occ_percent::cpu.data 0.022513 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.106436 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.106435 # Average percentage of cache occupancy system.cpu.l2cache.ReadReq_hits::cpu.inst 12994 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::cpu.data 239 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::total 13233 # number of ReadReq hits -- cgit v1.2.3