From 0f8b5afd7ad82fda05c3ad42cda4f9046992428d Mon Sep 17 00:00:00 2001
From: Steve Reinhardt <steve.reinhardt@amd.com>
Date: Tue, 17 Aug 2010 05:06:22 -0700
Subject: tests: update reference config.ini files for previous cset Rename
 'responder_set' to 'use_default_range'.

---
 tests/quick/02.insttest/ref/sparc/linux/o3-timing/config.ini     | 4 ++--
 tests/quick/02.insttest/ref/sparc/linux/simple-atomic/config.ini | 2 +-
 tests/quick/02.insttest/ref/sparc/linux/simple-timing/config.ini | 4 ++--
 3 files changed, 5 insertions(+), 5 deletions(-)

(limited to 'tests/quick/02.insttest/ref')

diff --git a/tests/quick/02.insttest/ref/sparc/linux/o3-timing/config.ini b/tests/quick/02.insttest/ref/sparc/linux/o3-timing/config.ini
index 927a68251..f82b3de59 100644
--- a/tests/quick/02.insttest/ref/sparc/linux/o3-timing/config.ini
+++ b/tests/quick/02.insttest/ref/sparc/linux/o3-timing/config.ini
@@ -343,7 +343,7 @@ block_size=64
 bus_id=0
 clock=1000
 header_cycles=1
-responder_set=false
+use_default_range=false
 width=64
 port=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.l2cache.cpu_side
 
@@ -375,7 +375,7 @@ block_size=64
 bus_id=0
 clock=1000
 header_cycles=1
-responder_set=false
+use_default_range=false
 width=64
 port=system.physmem.port[0] system.cpu.l2cache.mem_side
 
diff --git a/tests/quick/02.insttest/ref/sparc/linux/simple-atomic/config.ini b/tests/quick/02.insttest/ref/sparc/linux/simple-atomic/config.ini
index 0d783c1db..91a9c57a5 100644
--- a/tests/quick/02.insttest/ref/sparc/linux/simple-atomic/config.ini
+++ b/tests/quick/02.insttest/ref/sparc/linux/simple-atomic/config.ini
@@ -74,7 +74,7 @@ block_size=64
 bus_id=0
 clock=1000
 header_cycles=1
-responder_set=false
+use_default_range=false
 width=64
 port=system.physmem.port[0] system.cpu.icache_port system.cpu.dcache_port
 
diff --git a/tests/quick/02.insttest/ref/sparc/linux/simple-timing/config.ini b/tests/quick/02.insttest/ref/sparc/linux/simple-timing/config.ini
index 777caa173..29f855cba 100644
--- a/tests/quick/02.insttest/ref/sparc/linux/simple-timing/config.ini
+++ b/tests/quick/02.insttest/ref/sparc/linux/simple-timing/config.ini
@@ -142,7 +142,7 @@ block_size=64
 bus_id=0
 clock=1000
 header_cycles=1
-responder_set=false
+use_default_range=false
 width=64
 port=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.l2cache.cpu_side
 
@@ -174,7 +174,7 @@ block_size=64
 bus_id=0
 clock=1000
 header_cycles=1
-responder_set=false
+use_default_range=false
 width=64
 port=system.physmem.port[0] system.cpu.l2cache.mem_side
 
-- 
cgit v1.2.3