From 4646369afd408b486fd3515c35d6c6bbe8960839 Mon Sep 17 00:00:00 2001 From: Nilay Vaish Date: Wed, 27 Mar 2013 18:36:21 -0500 Subject: regressions: update due to cache latency fix --- .../ref/arm/linux/o3-timing-checker/config.ini | 3 + .../ref/arm/linux/o3-timing-checker/simout | 6 +- .../ref/arm/linux/o3-timing-checker/stats.txt | 630 ++++++++++----------- .../se/00.hello/ref/arm/linux/o3-timing/config.ini | 3 + .../se/00.hello/ref/arm/linux/o3-timing/simout | 6 +- .../se/00.hello/ref/arm/linux/o3-timing/stats.txt | 630 ++++++++++----------- 6 files changed, 642 insertions(+), 636 deletions(-) (limited to 'tests/quick/se/00.hello/ref/arm') diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini index 875543733..99487a7ba 100644 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini +++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini @@ -588,6 +588,7 @@ type=CoherentBus block_size=64 clock=500 header_cycles=1 +system=system use_default_range=false width=32 master=system.cpu.l2cache.cpu_side @@ -620,6 +621,7 @@ type=CoherentBus block_size=64 clock=1000 header_cycles=1 +system=system use_default_range=false width=8 master=system.physmem.port @@ -630,6 +632,7 @@ type=SimpleDRAM activation_limit=4 addr_mapping=openmap banks_per_rank=8 +channels=1 clock=1000 conf_table_reported=false in_addr_map=true diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simout b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simout index df6ac8e30..d6f213d3f 100755 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simout +++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simout @@ -3,11 +3,11 @@ Redirecting stderr to build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing- gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jan 23 2013 19:43:25 -gem5 started Jan 23 2013 19:43:45 +gem5 compiled Mar 26 2013 15:15:23 +gem5 started Mar 26 2013 15:15:53 gem5 executing on ribera.cs.wisc.edu command line: build/ARM/gem5.opt -d build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing-checker -re tests/run.py build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing-checker Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... Hello world! -Exiting @ tick 13354000 because target called exit() +Exiting @ tick 13706000 because target called exit() diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt index ed4523776..8dbb84df8 100644 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt +++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000014 # Number of seconds simulated -sim_ticks 13709000 # Number of ticks simulated -final_tick 13709000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 13706000 # Number of ticks simulated +final_tick 13706000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 31817 # Simulator instruction rate (inst/s) -host_op_rate 39697 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 94976589 # Simulator tick rate (ticks/s) -host_mem_usage 239960 # Number of bytes of host memory used -host_seconds 0.14 # Real time elapsed on the host +host_inst_rate 599 # Simulator instruction rate (inst/s) +host_op_rate 748 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 1788642 # Simulator tick rate (ticks/s) +host_mem_usage 284080 # Number of bytes of host memory used +host_seconds 7.66 # Real time elapsed on the host sim_insts 4591 # Number of instructions simulated sim_ops 5729 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu.inst 17408 # Number of bytes read from this memory @@ -19,14 +19,14 @@ system.physmem.bytes_inst_read::total 17408 # Nu system.physmem.num_reads::cpu.inst 272 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 122 # Number of read requests responded to by this memory system.physmem.num_reads::total 394 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1269822744 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 569552848 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1839375593 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1269822744 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1269822744 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1269822744 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 569552848 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1839375593 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 1270100686 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 569677513 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1839778199 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 1270100686 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 1270100686 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 1270100686 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 569677513 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1839778199 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 394 # Total number of read requests seen system.physmem.writeReqs 0 # Total number of write requests seen system.physmem.cpureqs 394 # Reqs generatd by CPU via cache - shady @@ -70,7 +70,7 @@ system.physmem.perBankWrReqs::14 0 # Tr system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 13651500 # Total gap between requests +system.physmem.totGap 13648500 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes @@ -157,9 +157,9 @@ system.physmem.avgQLat 6364.85 # Av system.physmem.avgBankLat 18461.29 # Average bank access latency per request system.physmem.avgBusLat 5000.00 # Average bus latency per request system.physmem.avgMemAccLat 29826.14 # Average memory access latency -system.physmem.avgRdBW 1839.38 # Average achieved read bandwidth in MB/s +system.physmem.avgRdBW 1839.78 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 1839.38 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedRdBW 1839.78 # Average consumed read bandwidth in MB/s system.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s system.physmem.busUtil 14.37 # Data bus utilization in percentage @@ -169,14 +169,14 @@ system.physmem.readRowHits 294 # Nu system.physmem.writeRowHits 0 # Number of row buffer hits during writes system.physmem.readRowHitRate 74.62 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 34648.48 # Average gap between requests -system.cpu.branchPred.lookups 2501 # Number of BP lookups -system.cpu.branchPred.condPredicted 1795 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 485 # Number of conditional branches incorrect +system.physmem.avgGap 34640.86 # Average gap between requests +system.cpu.branchPred.lookups 2491 # Number of BP lookups +system.cpu.branchPred.condPredicted 1787 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 482 # Number of conditional branches incorrect system.cpu.branchPred.BTBLookups 1976 # Number of BTB lookups -system.cpu.branchPred.BTBHits 702 # Number of BTB hits +system.cpu.branchPred.BTBHits 700 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 35.526316 # BTB Hit Percentage +system.cpu.branchPred.BTBHitPct 35.425101 # BTB Hit Percentage system.cpu.branchPred.usedRAS 292 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 71 # Number of incorrect RAS predictions. system.cpu.checker.dtb.inst_hits 0 # ITB inst hits @@ -267,176 +267,176 @@ system.cpu.itb.inst_accesses 0 # IT system.cpu.itb.hits 0 # DTB hits system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses -system.cpu.numCycles 27419 # number of cpu cycles simulated +system.cpu.numCycles 27413 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 6975 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 12010 # Number of instructions fetch has processed -system.cpu.fetch.Branches 2501 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 994 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 2651 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 1627 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 2253 # Number of cycles fetch has spent blocked -system.cpu.fetch.CacheLines 1956 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 283 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 12997 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 1.172963 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.585283 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 6976 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 11965 # Number of instructions fetch has processed +system.cpu.fetch.Branches 2491 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 992 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 2644 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 1618 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 2255 # Number of cycles fetch has spent blocked +system.cpu.fetch.CacheLines 1950 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 282 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 12987 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 1.170247 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.582932 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 10346 79.60% 79.60% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 225 1.73% 81.33% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 203 1.56% 82.90% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 224 1.72% 84.62% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 223 1.72% 86.34% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 273 2.10% 88.44% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 95 0.73% 89.17% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 149 1.15% 90.31% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 1259 9.69% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 10343 79.64% 79.64% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 225 1.73% 81.37% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 203 1.56% 82.94% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 225 1.73% 84.67% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 221 1.70% 86.37% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 273 2.10% 88.47% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 93 0.72% 89.19% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 147 1.13% 90.32% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 1257 9.68% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 12997 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.091214 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.438017 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 6958 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 2562 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 2445 # Number of cycles decode is running +system.cpu.fetch.rateDist::total 12987 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.090869 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.436472 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 6960 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 2563 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 2438 # Number of cycles decode is running system.cpu.decode.UnblockCycles 69 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 963 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 389 # Number of times decode resolved a branch +system.cpu.decode.SquashCycles 957 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 388 # Number of times decode resolved a branch system.cpu.decode.BranchMispred 160 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 13349 # Number of instructions handled by decode +system.cpu.decode.DecodedInsts 13303 # Number of instructions handled by decode system.cpu.decode.SquashedInsts 538 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 963 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 7224 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 329 # Number of cycles rename is blocking +system.cpu.rename.SquashCycles 957 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 7226 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 330 # Number of cycles rename is blocking system.cpu.rename.serializeStallCycles 2025 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 2245 # Number of cycles rename is running +system.cpu.rename.RunCycles 2238 # Number of cycles rename is running system.cpu.rename.UnblockCycles 211 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 12580 # Number of instructions processed by rename +system.cpu.rename.RenamedInsts 12535 # Number of instructions processed by rename system.cpu.rename.ROBFullEvents 3 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 6 # Number of times rename has blocked due to IQ full +system.cpu.rename.IQFullEvents 7 # Number of times rename has blocked due to IQ full system.cpu.rename.LSQFullEvents 170 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 12581 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 57143 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 56783 # Number of integer rename lookups +system.cpu.rename.RenamedOperands 12533 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 56960 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 56600 # Number of integer rename lookups system.cpu.rename.fp_rename_lookups 360 # Number of floating rename lookups system.cpu.rename.CommittedMaps 5673 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 6908 # Number of HB maps that are undone due to squashing +system.cpu.rename.UndoneMaps 6860 # Number of HB maps that are undone due to squashing system.cpu.rename.serializingInsts 41 # count of serializing insts renamed system.cpu.rename.tempSerializingInsts 38 # count of temporary serializing insts renamed system.cpu.rename.skidInsts 677 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 2802 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedLoads 2799 # Number of loads inserted to the mem dependence unit. system.cpu.memDep0.insertedStores 1592 # Number of stores inserted to the mem dependence unit. system.cpu.memDep0.conflictingLoads 37 # Number of conflicting loads. system.cpu.memDep0.conflictingStores 13 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 11260 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqInstsAdded 11241 # Number of instructions added to the IQ (excludes non-spec) system.cpu.iq.iqNonSpecInstsAdded 49 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 8986 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 116 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 5240 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 14437 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqInstsIssued 8967 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 119 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 5221 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 14417 # Number of squashed operands that are examined and possibly removed from graph system.cpu.iq.iqSquashedNonSpecRemoved 12 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 12997 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.691390 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.397883 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::samples 12987 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.690460 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.397167 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 9412 72.42% 72.42% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 1312 10.09% 82.51% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 811 6.24% 88.75% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 535 4.12% 92.87% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 465 3.58% 96.45% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 270 2.08% 98.52% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 122 0.94% 99.46% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 55 0.42% 99.88% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 15 0.12% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 9407 72.43% 72.43% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 1316 10.13% 82.57% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 806 6.21% 88.77% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 531 4.09% 92.86% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 466 3.59% 96.45% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 267 2.06% 98.51% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 125 0.96% 99.47% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 55 0.42% 99.89% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 14 0.11% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 12997 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 12987 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 6 2.63% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 144 63.16% 65.79% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 78 34.21% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 8 3.48% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 144 62.61% 66.09% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 78 33.91% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 5406 60.16% 60.16% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 7 0.08% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.03% 60.27% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 60.27% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 60.27% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 60.27% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 2347 26.12% 86.39% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 1223 13.61% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 5390 60.11% 60.11% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 7 0.08% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.03% 60.22% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 60.22% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 60.22% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 60.22% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 2344 26.14% 86.36% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 1223 13.64% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 8986 # Type of FU issued -system.cpu.iq.rate 0.327729 # Inst issue rate -system.cpu.iq.fu_busy_cnt 228 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.025373 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 31277 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 16519 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 8090 # Number of integer instruction queue wakeup accesses +system.cpu.iq.FU_type_0::total 8967 # Type of FU issued +system.cpu.iq.rate 0.327108 # Inst issue rate +system.cpu.iq.fu_busy_cnt 230 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.025650 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 31234 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 16481 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 8073 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 36 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 48 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 9194 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 9177 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 20 # Number of floating point alu accesses system.cpu.iew.lsq.thread0.forwLoads 57 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 1602 # Number of loads squashed +system.cpu.iew.lsq.thread0.squashedLoads 1599 # Number of loads squashed system.cpu.iew.lsq.thread0.ignoredResponses 0 # Number of memory responses ignored because the instruction is squashed system.cpu.iew.lsq.thread0.memOrderViolation 22 # Number of memory ordering violations system.cpu.iew.lsq.thread0.squashedStores 654 # Number of stores squashed @@ -445,57 +445,57 @@ system.cpu.iew.lsq.thread0.blockedLoads 0 # Nu system.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled system.cpu.iew.lsq.thread0.cacheBlocked 3 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 963 # Number of cycles IEW is squashing +system.cpu.iew.iewSquashCycles 957 # Number of cycles IEW is squashing system.cpu.iew.iewBlockCycles 192 # Number of cycles IEW is blocking system.cpu.iew.iewUnblockCycles 17 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 11309 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispatchedInsts 11290 # Number of instructions dispatched to IQ system.cpu.iew.iewDispSquashedInsts 108 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 2802 # Number of dispatched load instructions +system.cpu.iew.iewDispLoadInsts 2799 # Number of dispatched load instructions system.cpu.iew.iewDispStoreInsts 1592 # Number of dispatched store instructions system.cpu.iew.iewDispNonSpecInsts 37 # Number of dispatched non-speculative instructions system.cpu.iew.iewIQFullEvents 9 # Number of times the IQ has become full, causing a stall system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall system.cpu.iew.memOrderViolationEvents 22 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 109 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 275 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 384 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 8563 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 2135 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 423 # Number of squashed instructions skipped in execute +system.cpu.iew.predictedTakenIncorrect 108 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 271 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 379 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 8545 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 2134 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 422 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed system.cpu.iew.exec_nop 0 # number of nop insts executed -system.cpu.iew.exec_refs 3302 # number of memory reference insts executed -system.cpu.iew.exec_branches 1444 # Number of branches executed +system.cpu.iew.exec_refs 3301 # number of memory reference insts executed +system.cpu.iew.exec_branches 1438 # Number of branches executed system.cpu.iew.exec_stores 1167 # Number of stores executed -system.cpu.iew.exec_rate 0.312302 # Inst execution rate -system.cpu.iew.wb_sent 8265 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 8106 # cumulative count of insts written-back -system.cpu.iew.wb_producers 3904 # num instructions producing a value -system.cpu.iew.wb_consumers 7842 # num instructions consuming a value +system.cpu.iew.exec_rate 0.311713 # Inst execution rate +system.cpu.iew.wb_sent 8247 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 8089 # cumulative count of insts written-back +system.cpu.iew.wb_producers 3894 # num instructions producing a value +system.cpu.iew.wb_consumers 7825 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.295634 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.497832 # average fanout of values written-back +system.cpu.iew.wb_rate 0.295079 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.497636 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 5585 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 5566 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 37 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 330 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 12034 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.476068 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.308850 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 327 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 12030 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.476226 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.310563 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 9748 81.00% 81.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 1072 8.91% 89.91% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 397 3.30% 93.21% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 258 2.14% 95.35% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 183 1.52% 96.88% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 9744 81.00% 81.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 1074 8.93% 89.93% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 398 3.31% 93.23% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 256 2.13% 95.36% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 181 1.50% 96.87% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::5 172 1.43% 98.30% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 50 0.42% 98.72% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 35 0.29% 99.01% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 119 0.99% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 49 0.41% 98.70% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 35 0.29% 98.99% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 121 1.01% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 12034 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 12030 # Number of insts commited each cycle system.cpu.commit.committedInsts 4591 # Number of instructions committed system.cpu.commit.committedOps 5729 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -506,74 +506,74 @@ system.cpu.commit.branches 1007 # Nu system.cpu.commit.fp_insts 16 # Number of committed floating point instructions. system.cpu.commit.int_insts 4976 # Number of committed integer instructions. system.cpu.commit.function_calls 82 # Number of function calls committed. -system.cpu.commit.bw_lim_events 119 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 121 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 23072 # The number of ROB reads -system.cpu.rob.rob_writes 23605 # The number of ROB writes -system.cpu.timesIdled 223 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 14422 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 23047 # The number of ROB reads +system.cpu.rob.rob_writes 23560 # The number of ROB writes +system.cpu.timesIdled 224 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 14426 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 4591 # Number of Instructions Simulated system.cpu.committedOps 5729 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 4591 # Number of Instructions Simulated -system.cpu.cpi 5.972337 # CPI: Cycles Per Instruction -system.cpu.cpi_total 5.972337 # CPI: Total CPI of All Threads -system.cpu.ipc 0.167439 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.167439 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 39366 # number of integer regfile reads -system.cpu.int_regfile_writes 8019 # number of integer regfile writes +system.cpu.cpi 5.971030 # CPI: Cycles Per Instruction +system.cpu.cpi_total 5.971030 # CPI: Total CPI of All Threads +system.cpu.ipc 0.167475 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.167475 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 39296 # number of integer regfile reads +system.cpu.int_regfile_writes 8001 # number of integer regfile writes system.cpu.fp_regfile_reads 16 # number of floating regfile reads -system.cpu.misc_regfile_reads 2982 # number of misc regfile reads +system.cpu.misc_regfile_reads 2981 # number of misc regfile reads system.cpu.misc_regfile_writes 24 # number of misc regfile writes system.cpu.icache.replacements 3 # number of replacements -system.cpu.icache.tagsinuse 146.913425 # Cycle average of tags in use -system.cpu.icache.total_refs 1596 # Total number of references to valid blocks. +system.cpu.icache.tagsinuse 146.948464 # Cycle average of tags in use +system.cpu.icache.total_refs 1590 # Total number of references to valid blocks. system.cpu.icache.sampled_refs 291 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 5.484536 # Average number of references to valid blocks. +system.cpu.icache.avg_refs 5.463918 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 146.913425 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.071735 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.071735 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 1596 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 1596 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 1596 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 1596 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 1596 # number of overall hits -system.cpu.icache.overall_hits::total 1596 # number of overall hits +system.cpu.icache.occ_blocks::cpu.inst 146.948464 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.071752 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.071752 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 1590 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 1590 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 1590 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 1590 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 1590 # number of overall hits +system.cpu.icache.overall_hits::total 1590 # number of overall hits system.cpu.icache.ReadReq_misses::cpu.inst 360 # number of ReadReq misses system.cpu.icache.ReadReq_misses::total 360 # number of ReadReq misses system.cpu.icache.demand_misses::cpu.inst 360 # number of demand (read+write) misses system.cpu.icache.demand_misses::total 360 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 360 # number of overall misses system.cpu.icache.overall_misses::total 360 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 17745500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 17745500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 17745500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 17745500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 17745500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 17745500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 1956 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 1956 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 1956 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 1956 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 1956 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 1956 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.184049 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.184049 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.184049 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.184049 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.184049 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.184049 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 49293.055556 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 49293.055556 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 49293.055556 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 49293.055556 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 49293.055556 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 49293.055556 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 124 # number of cycles access was blocked +system.cpu.icache.ReadReq_miss_latency::cpu.inst 17732500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 17732500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 17732500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 17732500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 17732500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 17732500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 1950 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 1950 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 1950 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 1950 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 1950 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 1950 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.184615 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.184615 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.184615 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.184615 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.184615 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.184615 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 49256.944444 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 49256.944444 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 49256.944444 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 49256.944444 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 49256.944444 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 49256.944444 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 126 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 2 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 62 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 63 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed @@ -589,36 +589,36 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 291 system.cpu.icache.demand_mshr_misses::total 291 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 291 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 291 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 14592500 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 14592500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 14592500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 14592500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 14592500 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 14592500 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.148773 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.148773 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.148773 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.148773 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.148773 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.148773 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 50146.048110 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50146.048110 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 50146.048110 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 50146.048110 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 50146.048110 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 50146.048110 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 14598500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 14598500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 14598500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 14598500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 14598500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 14598500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.149231 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.149231 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.149231 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.149231 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.149231 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.149231 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 50166.666667 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50166.666667 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 50166.666667 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 50166.666667 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 50166.666667 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 50166.666667 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.tagsinuse 185.063238 # Cycle average of tags in use +system.cpu.l2cache.tagsinuse 185.107247 # Cycle average of tags in use system.cpu.l2cache.total_refs 39 # Total number of references to valid blocks. system.cpu.l2cache.sampled_refs 353 # Sample count of references to valid blocks. system.cpu.l2cache.avg_refs 0.110482 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::cpu.inst 138.360542 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 46.702695 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::cpu.inst 0.004222 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.001425 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.005648 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::cpu.inst 138.394475 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 46.712772 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::cpu.inst 0.004223 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.001426 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.005649 # Average percentage of cache occupancy system.cpu.l2cache.ReadReq_hits::cpu.inst 19 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::cpu.data 20 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::total 39 # number of ReadReq hits @@ -639,17 +639,17 @@ system.cpu.l2cache.demand_misses::total 399 # nu system.cpu.l2cache.overall_misses::cpu.inst 272 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 127 # number of overall misses system.cpu.l2cache.overall_misses::total 399 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 14110500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 14110000 # number of ReadReq miss cycles system.cpu.l2cache.ReadReq_miss_latency::cpu.data 4968000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 19078500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 19078000 # number of ReadReq miss cycles system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2402500 # number of ReadExReq miss cycles system.cpu.l2cache.ReadExReq_miss_latency::total 2402500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 14110500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 14110000 # number of demand (read+write) miss cycles system.cpu.l2cache.demand_miss_latency::cpu.data 7370500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 21481000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 14110500 # number of overall miss cycles +system.cpu.l2cache.demand_miss_latency::total 21480500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 14110000 # number of overall miss cycles system.cpu.l2cache.overall_miss_latency::cpu.data 7370500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 21481000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 21480500 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 291 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 106 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 397 # number of ReadReq accesses(hits+misses) @@ -672,17 +672,17 @@ system.cpu.l2cache.demand_miss_rate::total 0.910959 # system.cpu.l2cache.overall_miss_rate::cpu.inst 0.934708 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 0.863946 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.910959 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 51876.838235 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 51875 # average ReadReq miss latency system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 57767.441860 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 53291.899441 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 53290.502793 # average ReadReq miss latency system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 58597.560976 # average ReadExReq miss latency system.cpu.l2cache.ReadExReq_avg_miss_latency::total 58597.560976 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 51876.838235 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 51875 # average overall miss latency system.cpu.l2cache.demand_avg_miss_latency::cpu.data 58035.433071 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 53837.092732 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 51876.838235 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 53835.839599 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 51875 # average overall miss latency system.cpu.l2cache.overall_avg_miss_latency::cpu.data 58035.433071 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 53837.092732 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 53835.839599 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -708,17 +708,17 @@ system.cpu.l2cache.demand_mshr_misses::total 394 system.cpu.l2cache.overall_mshr_misses::cpu.inst 272 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 122 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 394 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 10735959 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 10735459 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3756284 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 14492243 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 14491743 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 1896771 # number of ReadExReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 1896771 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 10735959 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 10735459 # number of demand (read+write) MSHR miss cycles system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5653055 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 16389014 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 10735959 # number of overall MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 16388514 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 10735459 # number of overall MSHR miss cycles system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5653055 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 16389014 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 16388514 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.934708 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.764151 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.889169 # mshr miss rate for ReadReq accesses @@ -730,39 +730,39 @@ system.cpu.l2cache.demand_mshr_miss_rate::total 0.899543 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.934708 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.829932 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.899543 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 39470.437500 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 39468.599265 # average ReadReq mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 46373.876543 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 41054.512748 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 41053.096317 # average ReadReq mshr miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 46262.707317 # average ReadExReq mshr miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 46262.707317 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 39470.437500 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 39468.599265 # average overall mshr miss latency system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 46336.516393 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 41596.482234 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 39470.437500 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 41595.213198 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 39468.599265 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 46336.516393 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 41596.482234 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 41595.213198 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.replacements 0 # number of replacements -system.cpu.dcache.tagsinuse 86.502557 # Cycle average of tags in use -system.cpu.dcache.total_refs 2392 # Total number of references to valid blocks. +system.cpu.dcache.tagsinuse 86.521929 # Cycle average of tags in use +system.cpu.dcache.total_refs 2391 # Total number of references to valid blocks. system.cpu.dcache.sampled_refs 146 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 16.383562 # Average number of references to valid blocks. +system.cpu.dcache.avg_refs 16.376712 # Average number of references to valid blocks. system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 86.502557 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.021119 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.021119 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 1764 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 1764 # number of ReadReq hits +system.cpu.dcache.occ_blocks::cpu.data 86.521929 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.021124 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.021124 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 1763 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 1763 # number of ReadReq hits system.cpu.dcache.WriteReq_hits::cpu.data 606 # number of WriteReq hits system.cpu.dcache.WriteReq_hits::total 606 # number of WriteReq hits system.cpu.dcache.LoadLockedReq_hits::cpu.data 11 # number of LoadLockedReq hits system.cpu.dcache.LoadLockedReq_hits::total 11 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 11 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 11 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 2370 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 2370 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 2370 # number of overall hits -system.cpu.dcache.overall_hits::total 2370 # number of overall hits +system.cpu.dcache.demand_hits::cpu.data 2369 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 2369 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 2369 # number of overall hits +system.cpu.dcache.overall_hits::total 2369 # number of overall hits system.cpu.dcache.ReadReq_misses::cpu.data 193 # number of ReadReq misses system.cpu.dcache.ReadReq_misses::total 193 # number of ReadReq misses system.cpu.dcache.WriteReq_misses::cpu.data 307 # number of WriteReq misses @@ -783,28 +783,28 @@ system.cpu.dcache.demand_miss_latency::cpu.data 23550000 system.cpu.dcache.demand_miss_latency::total 23550000 # number of demand (read+write) miss cycles system.cpu.dcache.overall_miss_latency::cpu.data 23550000 # number of overall miss cycles system.cpu.dcache.overall_miss_latency::total 23550000 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 1957 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 1957 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::cpu.data 1956 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 1956 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 913 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 913 # number of WriteReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::cpu.data 13 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::total 13 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 11 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 11 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 2870 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 2870 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 2870 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 2870 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.098620 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.098620 # miss rate for ReadReq accesses +system.cpu.dcache.demand_accesses::cpu.data 2869 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 2869 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 2869 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 2869 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.098671 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.098671 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.336254 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.336254 # miss rate for WriteReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.153846 # miss rate for LoadLockedReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::total 0.153846 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.174216 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.174216 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.174216 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.174216 # miss rate for overall accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.174277 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.174277 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.174277 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.174277 # miss rate for overall accesses system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 44950.777202 # average ReadReq miss latency system.cpu.dcache.ReadReq_avg_miss_latency::total 44950.777202 # average ReadReq miss latency system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48451.140065 # average WriteReq miss latency @@ -849,14 +849,14 @@ system.cpu.dcache.demand_mshr_miss_latency::cpu.data 7662500 system.cpu.dcache.demand_mshr_miss_latency::total 7662500 # number of demand (read+write) MSHR miss cycles system.cpu.dcache.overall_mshr_miss_latency::cpu.data 7662500 # number of overall MSHR miss cycles system.cpu.dcache.overall_mshr_miss_latency::total 7662500 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.054165 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.054165 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.054192 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.054192 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.044907 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.044907 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.051220 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.051220 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.051220 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.051220 # mshr miss rate for overall accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.051237 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.051237 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.051237 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.051237 # mshr miss rate for overall accesses system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 49226.415094 # average ReadReq mshr miss latency system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49226.415094 # average ReadReq mshr miss latency system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 59621.951220 # average WriteReq mshr miss latency diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/config.ini b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/config.ini index 24bdf3e80..a72da393a 100644 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/config.ini +++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/config.ini @@ -511,6 +511,7 @@ type=CoherentBus block_size=64 clock=500 header_cycles=1 +system=system use_default_range=false width=32 master=system.cpu.l2cache.cpu_side @@ -543,6 +544,7 @@ type=CoherentBus block_size=64 clock=1000 header_cycles=1 +system=system use_default_range=false width=8 master=system.physmem.port @@ -553,6 +555,7 @@ type=SimpleDRAM activation_limit=4 addr_mapping=openmap banks_per_rank=8 +channels=1 clock=1000 conf_table_reported=false in_addr_map=true diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/simout b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/simout index e90c24cf4..ed98a8f73 100755 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/simout +++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/simout @@ -3,11 +3,11 @@ Redirecting stderr to build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing/ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jan 23 2013 19:43:25 -gem5 started Jan 23 2013 19:43:34 +gem5 compiled Mar 26 2013 15:15:23 +gem5 started Mar 26 2013 15:15:53 gem5 executing on ribera.cs.wisc.edu command line: build/ARM/gem5.opt -d build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing -re tests/run.py build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... Hello world! -Exiting @ tick 13354000 because target called exit() +Exiting @ tick 13706000 because target called exit() diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt index ef2f22c88..f41a24ed6 100644 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000014 # Number of seconds simulated -sim_ticks 13709000 # Number of ticks simulated -final_tick 13709000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 13706000 # Number of ticks simulated +final_tick 13706000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 36221 # Simulator instruction rate (inst/s) -host_op_rate 45190 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 108117571 # Simulator tick rate (ticks/s) -host_mem_usage 238932 # Number of bytes of host memory used -host_seconds 0.13 # Real time elapsed on the host +host_inst_rate 7143 # Simulator instruction rate (inst/s) +host_op_rate 8913 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 21323596 # Simulator tick rate (ticks/s) +host_mem_usage 284080 # Number of bytes of host memory used +host_seconds 0.64 # Real time elapsed on the host sim_insts 4591 # Number of instructions simulated sim_ops 5729 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu.inst 17408 # Number of bytes read from this memory @@ -19,14 +19,14 @@ system.physmem.bytes_inst_read::total 17408 # Nu system.physmem.num_reads::cpu.inst 272 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 122 # Number of read requests responded to by this memory system.physmem.num_reads::total 394 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1269822744 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 569552848 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1839375593 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1269822744 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1269822744 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1269822744 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 569552848 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1839375593 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 1270100686 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 569677513 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1839778199 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 1270100686 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 1270100686 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 1270100686 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 569677513 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1839778199 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 394 # Total number of read requests seen system.physmem.writeReqs 0 # Total number of write requests seen system.physmem.cpureqs 394 # Reqs generatd by CPU via cache - shady @@ -70,7 +70,7 @@ system.physmem.perBankWrReqs::14 0 # Tr system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 13651500 # Total gap between requests +system.physmem.totGap 13648500 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes @@ -157,9 +157,9 @@ system.physmem.avgQLat 6364.85 # Av system.physmem.avgBankLat 18461.29 # Average bank access latency per request system.physmem.avgBusLat 5000.00 # Average bus latency per request system.physmem.avgMemAccLat 29826.14 # Average memory access latency -system.physmem.avgRdBW 1839.38 # Average achieved read bandwidth in MB/s +system.physmem.avgRdBW 1839.78 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 1839.38 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedRdBW 1839.78 # Average consumed read bandwidth in MB/s system.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s system.physmem.busUtil 14.37 # Data bus utilization in percentage @@ -169,14 +169,14 @@ system.physmem.readRowHits 294 # Nu system.physmem.writeRowHits 0 # Number of row buffer hits during writes system.physmem.readRowHitRate 74.62 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 34648.48 # Average gap between requests -system.cpu.branchPred.lookups 2501 # Number of BP lookups -system.cpu.branchPred.condPredicted 1795 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 485 # Number of conditional branches incorrect +system.physmem.avgGap 34640.86 # Average gap between requests +system.cpu.branchPred.lookups 2491 # Number of BP lookups +system.cpu.branchPred.condPredicted 1787 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 482 # Number of conditional branches incorrect system.cpu.branchPred.BTBLookups 1976 # Number of BTB lookups -system.cpu.branchPred.BTBHits 702 # Number of BTB hits +system.cpu.branchPred.BTBHits 700 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 35.526316 # BTB Hit Percentage +system.cpu.branchPred.BTBHitPct 35.425101 # BTB Hit Percentage system.cpu.branchPred.usedRAS 292 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 71 # Number of incorrect RAS predictions. system.cpu.dtb.inst_hits 0 # ITB inst hits @@ -222,176 +222,176 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 13 # Number of system calls -system.cpu.numCycles 27419 # number of cpu cycles simulated +system.cpu.numCycles 27413 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 6975 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 12010 # Number of instructions fetch has processed -system.cpu.fetch.Branches 2501 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 994 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 2651 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 1627 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 2253 # Number of cycles fetch has spent blocked -system.cpu.fetch.CacheLines 1956 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 283 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 12997 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 1.172963 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.585283 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 6976 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 11965 # Number of instructions fetch has processed +system.cpu.fetch.Branches 2491 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 992 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 2644 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 1618 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 2255 # Number of cycles fetch has spent blocked +system.cpu.fetch.CacheLines 1950 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 282 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 12987 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 1.170247 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.582932 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 10346 79.60% 79.60% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 225 1.73% 81.33% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 203 1.56% 82.90% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 224 1.72% 84.62% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 223 1.72% 86.34% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 273 2.10% 88.44% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 95 0.73% 89.17% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 149 1.15% 90.31% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 1259 9.69% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 10343 79.64% 79.64% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 225 1.73% 81.37% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 203 1.56% 82.94% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 225 1.73% 84.67% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 221 1.70% 86.37% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 273 2.10% 88.47% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 93 0.72% 89.19% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 147 1.13% 90.32% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 1257 9.68% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 12997 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.091214 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.438017 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 6958 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 2562 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 2445 # Number of cycles decode is running +system.cpu.fetch.rateDist::total 12987 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.090869 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.436472 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 6960 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 2563 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 2438 # Number of cycles decode is running system.cpu.decode.UnblockCycles 69 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 963 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 389 # Number of times decode resolved a branch +system.cpu.decode.SquashCycles 957 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 388 # Number of times decode resolved a branch system.cpu.decode.BranchMispred 160 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 13349 # Number of instructions handled by decode +system.cpu.decode.DecodedInsts 13303 # Number of instructions handled by decode system.cpu.decode.SquashedInsts 538 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 963 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 7224 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 329 # Number of cycles rename is blocking +system.cpu.rename.SquashCycles 957 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 7226 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 330 # Number of cycles rename is blocking system.cpu.rename.serializeStallCycles 2025 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 2245 # Number of cycles rename is running +system.cpu.rename.RunCycles 2238 # Number of cycles rename is running system.cpu.rename.UnblockCycles 211 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 12580 # Number of instructions processed by rename +system.cpu.rename.RenamedInsts 12535 # Number of instructions processed by rename system.cpu.rename.ROBFullEvents 3 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 6 # Number of times rename has blocked due to IQ full +system.cpu.rename.IQFullEvents 7 # Number of times rename has blocked due to IQ full system.cpu.rename.LSQFullEvents 170 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 12581 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 57143 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 56783 # Number of integer rename lookups +system.cpu.rename.RenamedOperands 12533 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 56960 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 56600 # Number of integer rename lookups system.cpu.rename.fp_rename_lookups 360 # Number of floating rename lookups system.cpu.rename.CommittedMaps 5673 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 6908 # Number of HB maps that are undone due to squashing +system.cpu.rename.UndoneMaps 6860 # Number of HB maps that are undone due to squashing system.cpu.rename.serializingInsts 41 # count of serializing insts renamed system.cpu.rename.tempSerializingInsts 38 # count of temporary serializing insts renamed system.cpu.rename.skidInsts 677 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 2802 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedLoads 2799 # Number of loads inserted to the mem dependence unit. system.cpu.memDep0.insertedStores 1592 # Number of stores inserted to the mem dependence unit. system.cpu.memDep0.conflictingLoads 37 # Number of conflicting loads. system.cpu.memDep0.conflictingStores 13 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 11260 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqInstsAdded 11241 # Number of instructions added to the IQ (excludes non-spec) system.cpu.iq.iqNonSpecInstsAdded 49 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 8986 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 116 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 5240 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 14437 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqInstsIssued 8967 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 119 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 5221 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 14417 # Number of squashed operands that are examined and possibly removed from graph system.cpu.iq.iqSquashedNonSpecRemoved 12 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 12997 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.691390 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.397883 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::samples 12987 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.690460 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.397167 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 9412 72.42% 72.42% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 1312 10.09% 82.51% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 811 6.24% 88.75% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 535 4.12% 92.87% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 465 3.58% 96.45% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 270 2.08% 98.52% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 122 0.94% 99.46% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 55 0.42% 99.88% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 15 0.12% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 9407 72.43% 72.43% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 1316 10.13% 82.57% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 806 6.21% 88.77% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 531 4.09% 92.86% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 466 3.59% 96.45% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 267 2.06% 98.51% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 125 0.96% 99.47% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 55 0.42% 99.89% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 14 0.11% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 12997 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 12987 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 6 2.63% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 144 63.16% 65.79% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 78 34.21% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 8 3.48% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 3.48% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 144 62.61% 66.09% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 78 33.91% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 5406 60.16% 60.16% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 7 0.08% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 60.24% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.03% 60.27% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 60.27% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 60.27% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 60.27% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 2347 26.12% 86.39% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 1223 13.61% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 5390 60.11% 60.11% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 7 0.08% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 60.19% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.03% 60.22% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 60.22% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 60.22% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 60.22% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 2344 26.14% 86.36% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 1223 13.64% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 8986 # Type of FU issued -system.cpu.iq.rate 0.327729 # Inst issue rate -system.cpu.iq.fu_busy_cnt 228 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.025373 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 31277 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 16519 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 8090 # Number of integer instruction queue wakeup accesses +system.cpu.iq.FU_type_0::total 8967 # Type of FU issued +system.cpu.iq.rate 0.327108 # Inst issue rate +system.cpu.iq.fu_busy_cnt 230 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.025650 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 31234 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 16481 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 8073 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 36 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 48 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 9194 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 9177 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 20 # Number of floating point alu accesses system.cpu.iew.lsq.thread0.forwLoads 57 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 1602 # Number of loads squashed +system.cpu.iew.lsq.thread0.squashedLoads 1599 # Number of loads squashed system.cpu.iew.lsq.thread0.ignoredResponses 0 # Number of memory responses ignored because the instruction is squashed system.cpu.iew.lsq.thread0.memOrderViolation 22 # Number of memory ordering violations system.cpu.iew.lsq.thread0.squashedStores 654 # Number of stores squashed @@ -400,57 +400,57 @@ system.cpu.iew.lsq.thread0.blockedLoads 0 # Nu system.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled system.cpu.iew.lsq.thread0.cacheBlocked 3 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 963 # Number of cycles IEW is squashing +system.cpu.iew.iewSquashCycles 957 # Number of cycles IEW is squashing system.cpu.iew.iewBlockCycles 192 # Number of cycles IEW is blocking system.cpu.iew.iewUnblockCycles 17 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 11309 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispatchedInsts 11290 # Number of instructions dispatched to IQ system.cpu.iew.iewDispSquashedInsts 108 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 2802 # Number of dispatched load instructions +system.cpu.iew.iewDispLoadInsts 2799 # Number of dispatched load instructions system.cpu.iew.iewDispStoreInsts 1592 # Number of dispatched store instructions system.cpu.iew.iewDispNonSpecInsts 37 # Number of dispatched non-speculative instructions system.cpu.iew.iewIQFullEvents 9 # Number of times the IQ has become full, causing a stall system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall system.cpu.iew.memOrderViolationEvents 22 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 109 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 275 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 384 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 8563 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 2135 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 423 # Number of squashed instructions skipped in execute +system.cpu.iew.predictedTakenIncorrect 108 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 271 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 379 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 8545 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 2134 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 422 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed system.cpu.iew.exec_nop 0 # number of nop insts executed -system.cpu.iew.exec_refs 3302 # number of memory reference insts executed -system.cpu.iew.exec_branches 1444 # Number of branches executed +system.cpu.iew.exec_refs 3301 # number of memory reference insts executed +system.cpu.iew.exec_branches 1438 # Number of branches executed system.cpu.iew.exec_stores 1167 # Number of stores executed -system.cpu.iew.exec_rate 0.312302 # Inst execution rate -system.cpu.iew.wb_sent 8265 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 8106 # cumulative count of insts written-back -system.cpu.iew.wb_producers 3904 # num instructions producing a value -system.cpu.iew.wb_consumers 7842 # num instructions consuming a value +system.cpu.iew.exec_rate 0.311713 # Inst execution rate +system.cpu.iew.wb_sent 8247 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 8089 # cumulative count of insts written-back +system.cpu.iew.wb_producers 3894 # num instructions producing a value +system.cpu.iew.wb_consumers 7825 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.295634 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.497832 # average fanout of values written-back +system.cpu.iew.wb_rate 0.295079 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.497636 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 5585 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 5566 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 37 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 330 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 12034 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.476068 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.308850 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 327 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 12030 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.476226 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.310563 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 9748 81.00% 81.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 1072 8.91% 89.91% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 397 3.30% 93.21% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 258 2.14% 95.35% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 183 1.52% 96.88% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 9744 81.00% 81.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 1074 8.93% 89.93% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 398 3.31% 93.23% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 256 2.13% 95.36% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 181 1.50% 96.87% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::5 172 1.43% 98.30% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 50 0.42% 98.72% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 35 0.29% 99.01% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 119 0.99% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 49 0.41% 98.70% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 35 0.29% 98.99% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 121 1.01% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 12034 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 12030 # Number of insts commited each cycle system.cpu.commit.committedInsts 4591 # Number of instructions committed system.cpu.commit.committedOps 5729 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -461,74 +461,74 @@ system.cpu.commit.branches 1007 # Nu system.cpu.commit.fp_insts 16 # Number of committed floating point instructions. system.cpu.commit.int_insts 4976 # Number of committed integer instructions. system.cpu.commit.function_calls 82 # Number of function calls committed. -system.cpu.commit.bw_lim_events 119 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 121 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 23072 # The number of ROB reads -system.cpu.rob.rob_writes 23605 # The number of ROB writes -system.cpu.timesIdled 223 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 14422 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 23047 # The number of ROB reads +system.cpu.rob.rob_writes 23560 # The number of ROB writes +system.cpu.timesIdled 224 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 14426 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 4591 # Number of Instructions Simulated system.cpu.committedOps 5729 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 4591 # Number of Instructions Simulated -system.cpu.cpi 5.972337 # CPI: Cycles Per Instruction -system.cpu.cpi_total 5.972337 # CPI: Total CPI of All Threads -system.cpu.ipc 0.167439 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.167439 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 39366 # number of integer regfile reads -system.cpu.int_regfile_writes 8019 # number of integer regfile writes +system.cpu.cpi 5.971030 # CPI: Cycles Per Instruction +system.cpu.cpi_total 5.971030 # CPI: Total CPI of All Threads +system.cpu.ipc 0.167475 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.167475 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 39296 # number of integer regfile reads +system.cpu.int_regfile_writes 8001 # number of integer regfile writes system.cpu.fp_regfile_reads 16 # number of floating regfile reads -system.cpu.misc_regfile_reads 2982 # number of misc regfile reads +system.cpu.misc_regfile_reads 2981 # number of misc regfile reads system.cpu.misc_regfile_writes 24 # number of misc regfile writes system.cpu.icache.replacements 3 # number of replacements -system.cpu.icache.tagsinuse 146.913425 # Cycle average of tags in use -system.cpu.icache.total_refs 1596 # Total number of references to valid blocks. +system.cpu.icache.tagsinuse 146.948464 # Cycle average of tags in use +system.cpu.icache.total_refs 1590 # Total number of references to valid blocks. system.cpu.icache.sampled_refs 291 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 5.484536 # Average number of references to valid blocks. +system.cpu.icache.avg_refs 5.463918 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 146.913425 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.071735 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.071735 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 1596 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 1596 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 1596 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 1596 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 1596 # number of overall hits -system.cpu.icache.overall_hits::total 1596 # number of overall hits +system.cpu.icache.occ_blocks::cpu.inst 146.948464 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.071752 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.071752 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 1590 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 1590 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 1590 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 1590 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 1590 # number of overall hits +system.cpu.icache.overall_hits::total 1590 # number of overall hits system.cpu.icache.ReadReq_misses::cpu.inst 360 # number of ReadReq misses system.cpu.icache.ReadReq_misses::total 360 # number of ReadReq misses system.cpu.icache.demand_misses::cpu.inst 360 # number of demand (read+write) misses system.cpu.icache.demand_misses::total 360 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 360 # number of overall misses system.cpu.icache.overall_misses::total 360 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 17745500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 17745500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 17745500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 17745500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 17745500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 17745500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 1956 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 1956 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 1956 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 1956 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 1956 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 1956 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.184049 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.184049 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.184049 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.184049 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.184049 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.184049 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 49293.055556 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 49293.055556 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 49293.055556 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 49293.055556 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 49293.055556 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 49293.055556 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 124 # number of cycles access was blocked +system.cpu.icache.ReadReq_miss_latency::cpu.inst 17732500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 17732500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 17732500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 17732500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 17732500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 17732500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 1950 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 1950 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 1950 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 1950 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 1950 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 1950 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.184615 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.184615 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.184615 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.184615 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.184615 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.184615 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 49256.944444 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 49256.944444 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 49256.944444 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 49256.944444 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 49256.944444 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 49256.944444 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 126 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 2 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 62 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 63 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed @@ -544,36 +544,36 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 291 system.cpu.icache.demand_mshr_misses::total 291 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 291 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 291 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 14592500 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 14592500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 14592500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 14592500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 14592500 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 14592500 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.148773 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.148773 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.148773 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.148773 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.148773 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.148773 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 50146.048110 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50146.048110 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 50146.048110 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 50146.048110 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 50146.048110 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 50146.048110 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 14598500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 14598500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 14598500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 14598500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 14598500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 14598500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.149231 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.149231 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.149231 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.149231 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.149231 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.149231 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 50166.666667 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50166.666667 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 50166.666667 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 50166.666667 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 50166.666667 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 50166.666667 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.tagsinuse 185.063238 # Cycle average of tags in use +system.cpu.l2cache.tagsinuse 185.107247 # Cycle average of tags in use system.cpu.l2cache.total_refs 39 # Total number of references to valid blocks. system.cpu.l2cache.sampled_refs 353 # Sample count of references to valid blocks. system.cpu.l2cache.avg_refs 0.110482 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::cpu.inst 138.360542 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 46.702695 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::cpu.inst 0.004222 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.001425 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.005648 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::cpu.inst 138.394475 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 46.712772 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::cpu.inst 0.004223 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.001426 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.005649 # Average percentage of cache occupancy system.cpu.l2cache.ReadReq_hits::cpu.inst 19 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::cpu.data 20 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::total 39 # number of ReadReq hits @@ -594,17 +594,17 @@ system.cpu.l2cache.demand_misses::total 399 # nu system.cpu.l2cache.overall_misses::cpu.inst 272 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 127 # number of overall misses system.cpu.l2cache.overall_misses::total 399 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 14110500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 14110000 # number of ReadReq miss cycles system.cpu.l2cache.ReadReq_miss_latency::cpu.data 4968000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 19078500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 19078000 # number of ReadReq miss cycles system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2402500 # number of ReadExReq miss cycles system.cpu.l2cache.ReadExReq_miss_latency::total 2402500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 14110500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 14110000 # number of demand (read+write) miss cycles system.cpu.l2cache.demand_miss_latency::cpu.data 7370500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 21481000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 14110500 # number of overall miss cycles +system.cpu.l2cache.demand_miss_latency::total 21480500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 14110000 # number of overall miss cycles system.cpu.l2cache.overall_miss_latency::cpu.data 7370500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 21481000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 21480500 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 291 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 106 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 397 # number of ReadReq accesses(hits+misses) @@ -627,17 +627,17 @@ system.cpu.l2cache.demand_miss_rate::total 0.910959 # system.cpu.l2cache.overall_miss_rate::cpu.inst 0.934708 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 0.863946 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.910959 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 51876.838235 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 51875 # average ReadReq miss latency system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 57767.441860 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 53291.899441 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 53290.502793 # average ReadReq miss latency system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 58597.560976 # average ReadExReq miss latency system.cpu.l2cache.ReadExReq_avg_miss_latency::total 58597.560976 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 51876.838235 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 51875 # average overall miss latency system.cpu.l2cache.demand_avg_miss_latency::cpu.data 58035.433071 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 53837.092732 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 51876.838235 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 53835.839599 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 51875 # average overall miss latency system.cpu.l2cache.overall_avg_miss_latency::cpu.data 58035.433071 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 53837.092732 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 53835.839599 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -663,17 +663,17 @@ system.cpu.l2cache.demand_mshr_misses::total 394 system.cpu.l2cache.overall_mshr_misses::cpu.inst 272 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 122 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 394 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 10735959 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 10735459 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3756284 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 14492243 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 14491743 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 1896771 # number of ReadExReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 1896771 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 10735959 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 10735459 # number of demand (read+write) MSHR miss cycles system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5653055 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 16389014 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 10735959 # number of overall MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 16388514 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 10735459 # number of overall MSHR miss cycles system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5653055 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 16389014 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 16388514 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.934708 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.764151 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.889169 # mshr miss rate for ReadReq accesses @@ -685,39 +685,39 @@ system.cpu.l2cache.demand_mshr_miss_rate::total 0.899543 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.934708 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.829932 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.899543 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 39470.437500 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 39468.599265 # average ReadReq mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 46373.876543 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 41054.512748 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 41053.096317 # average ReadReq mshr miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 46262.707317 # average ReadExReq mshr miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 46262.707317 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 39470.437500 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 39468.599265 # average overall mshr miss latency system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 46336.516393 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 41596.482234 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 39470.437500 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 41595.213198 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 39468.599265 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 46336.516393 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 41596.482234 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 41595.213198 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.replacements 0 # number of replacements -system.cpu.dcache.tagsinuse 86.502557 # Cycle average of tags in use -system.cpu.dcache.total_refs 2392 # Total number of references to valid blocks. +system.cpu.dcache.tagsinuse 86.521929 # Cycle average of tags in use +system.cpu.dcache.total_refs 2391 # Total number of references to valid blocks. system.cpu.dcache.sampled_refs 146 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 16.383562 # Average number of references to valid blocks. +system.cpu.dcache.avg_refs 16.376712 # Average number of references to valid blocks. system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 86.502557 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.021119 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.021119 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 1764 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 1764 # number of ReadReq hits +system.cpu.dcache.occ_blocks::cpu.data 86.521929 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.021124 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.021124 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 1763 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 1763 # number of ReadReq hits system.cpu.dcache.WriteReq_hits::cpu.data 606 # number of WriteReq hits system.cpu.dcache.WriteReq_hits::total 606 # number of WriteReq hits system.cpu.dcache.LoadLockedReq_hits::cpu.data 11 # number of LoadLockedReq hits system.cpu.dcache.LoadLockedReq_hits::total 11 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 11 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 11 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 2370 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 2370 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 2370 # number of overall hits -system.cpu.dcache.overall_hits::total 2370 # number of overall hits +system.cpu.dcache.demand_hits::cpu.data 2369 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 2369 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 2369 # number of overall hits +system.cpu.dcache.overall_hits::total 2369 # number of overall hits system.cpu.dcache.ReadReq_misses::cpu.data 193 # number of ReadReq misses system.cpu.dcache.ReadReq_misses::total 193 # number of ReadReq misses system.cpu.dcache.WriteReq_misses::cpu.data 307 # number of WriteReq misses @@ -738,28 +738,28 @@ system.cpu.dcache.demand_miss_latency::cpu.data 23550000 system.cpu.dcache.demand_miss_latency::total 23550000 # number of demand (read+write) miss cycles system.cpu.dcache.overall_miss_latency::cpu.data 23550000 # number of overall miss cycles system.cpu.dcache.overall_miss_latency::total 23550000 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 1957 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 1957 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::cpu.data 1956 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 1956 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 913 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 913 # number of WriteReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::cpu.data 13 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::total 13 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 11 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 11 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 2870 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 2870 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 2870 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 2870 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.098620 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.098620 # miss rate for ReadReq accesses +system.cpu.dcache.demand_accesses::cpu.data 2869 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 2869 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 2869 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 2869 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.098671 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.098671 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.336254 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.336254 # miss rate for WriteReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.153846 # miss rate for LoadLockedReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::total 0.153846 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.174216 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.174216 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.174216 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.174216 # miss rate for overall accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.174277 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.174277 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.174277 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.174277 # miss rate for overall accesses system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 44950.777202 # average ReadReq miss latency system.cpu.dcache.ReadReq_avg_miss_latency::total 44950.777202 # average ReadReq miss latency system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48451.140065 # average WriteReq miss latency @@ -804,14 +804,14 @@ system.cpu.dcache.demand_mshr_miss_latency::cpu.data 7662500 system.cpu.dcache.demand_mshr_miss_latency::total 7662500 # number of demand (read+write) MSHR miss cycles system.cpu.dcache.overall_mshr_miss_latency::cpu.data 7662500 # number of overall MSHR miss cycles system.cpu.dcache.overall_mshr_miss_latency::total 7662500 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.054165 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.054165 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.054192 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.054192 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.044907 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.044907 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.051220 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.051220 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.051220 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.051220 # mshr miss rate for overall accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.051237 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.051237 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.051237 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.051237 # mshr miss rate for overall accesses system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 49226.415094 # average ReadReq mshr miss latency system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49226.415094 # average ReadReq mshr miss latency system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 59621.951220 # average WriteReq mshr miss latency -- cgit v1.2.3