From 10b70d54529f0a44dc088c9271d9ecf3a8ffe68a Mon Sep 17 00:00:00 2001 From: Andreas Hansson Date: Tue, 30 Oct 2012 09:35:32 -0400 Subject: stats: Update stats for unified cache configuration This patch updates the stats to reflect the changes in the L2 MSHRs, as the latter are now uniform across the regressions. --- .../ref/sparc/linux/inorder-timing/stats.txt | 512 +++++------ .../ref/sparc/linux/o3-timing/stats.txt | 968 ++++++++++----------- 2 files changed, 740 insertions(+), 740 deletions(-) (limited to 'tests/quick/se/02.insttest/ref/sparc/linux') diff --git a/tests/quick/se/02.insttest/ref/sparc/linux/inorder-timing/stats.txt b/tests/quick/se/02.insttest/ref/sparc/linux/inorder-timing/stats.txt index 9c26db577..165716ee5 100644 --- a/tests/quick/se/02.insttest/ref/sparc/linux/inorder-timing/stats.txt +++ b/tests/quick/se/02.insttest/ref/sparc/linux/inorder-timing/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.000024 # Number of seconds simulated -sim_ticks 24110500 # Number of ticks simulated -final_tick 24110500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.000023 # Number of seconds simulated +sim_ticks 22522500 # Number of ticks simulated +final_tick 22522500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 94813 # Simulator instruction rate (inst/s) -host_op_rate 94805 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 150747979 # Simulator tick rate (ticks/s) -host_mem_usage 222632 # Number of bytes of host memory used -host_seconds 0.16 # Real time elapsed on the host +host_inst_rate 65265 # Simulator instruction rate (inst/s) +host_op_rate 65259 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 96930117 # Simulator tick rate (ticks/s) +host_mem_usage 222888 # Number of bytes of host memory used +host_seconds 0.23 # Real time elapsed on the host sim_insts 15162 # Number of instructions simulated sim_ops 15162 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu.inst 19072 # Number of bytes read from this memory @@ -19,14 +19,14 @@ system.physmem.bytes_inst_read::total 19072 # Nu system.physmem.num_reads::cpu.inst 298 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 138 # Number of read requests responded to by this memory system.physmem.num_reads::total 436 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 791024657 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 366313432 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1157338089 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 791024657 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 791024657 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 791024657 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 366313432 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1157338089 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 846797647 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 392141192 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1238938839 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 846797647 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 846797647 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 846797647 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 392141192 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1238938839 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 436 # Total number of read requests seen system.physmem.writeReqs 0 # Total number of write requests seen system.physmem.cpureqs 436 # Reqs generatd by CPU via cache - shady @@ -70,7 +70,7 @@ system.physmem.perBankWrReqs::14 0 # Tr system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 24077000 # Total gap between requests +system.physmem.totGap 22489000 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes @@ -98,11 +98,11 @@ system.physmem.neitherpktsize::5 0 # ca system.physmem.neitherpktsize::6 0 # categorize neither packet sizes system.physmem.neitherpktsize::7 0 # categorize neither packet sizes system.physmem.neitherpktsize::8 0 # categorize neither packet sizes -system.physmem.rdQLenPdf::0 305 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 107 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 22 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 2 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 279 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 111 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 35 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 9 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 2 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see @@ -164,49 +164,49 @@ system.physmem.wrQLenPdf::29 0 # Wh system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.totQLat 1670434 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 11016434 # Sum of mem lat for all requests +system.physmem.totQLat 1783436 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 10779436 # Sum of mem lat for all requests system.physmem.totBusLat 1744000 # Total cycles spent in databus access -system.physmem.totBankLat 7602000 # Total cycles spent in bank access -system.physmem.avgQLat 3831.27 # Average queueing delay per request -system.physmem.avgBankLat 17435.78 # Average bank access latency per request +system.physmem.totBankLat 7252000 # Total cycles spent in bank access +system.physmem.avgQLat 4090.45 # Average queueing delay per request +system.physmem.avgBankLat 16633.03 # Average bank access latency per request system.physmem.avgBusLat 4000.00 # Average bus latency per request -system.physmem.avgMemAccLat 25267.05 # Average memory access latency -system.physmem.avgRdBW 1157.34 # Average achieved read bandwidth in MB/s +system.physmem.avgMemAccLat 24723.48 # Average memory access latency +system.physmem.avgRdBW 1238.94 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 1157.34 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedRdBW 1238.94 # Average consumed read bandwidth in MB/s system.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s -system.physmem.busUtil 7.23 # Data bus utilization in percentage -system.physmem.avgRdQLen 0.46 # Average read queue length over time +system.physmem.busUtil 7.74 # Data bus utilization in percentage +system.physmem.avgRdQLen 0.48 # Average read queue length over time system.physmem.avgWrQLen 0.00 # Average write queue length over time system.physmem.readRowHits 359 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes system.physmem.readRowHitRate 82.34 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 55222.48 # Average gap between requests +system.physmem.avgGap 51580.28 # Average gap between requests system.cpu.workload.num_syscalls 18 # Number of system calls -system.cpu.numCycles 48222 # number of cpu cycles simulated +system.cpu.numCycles 45046 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.branch_predictor.lookups 5021 # Number of BP lookups -system.cpu.branch_predictor.condPredicted 3412 # Number of conditional branches predicted +system.cpu.branch_predictor.lookups 5017 # Number of BP lookups +system.cpu.branch_predictor.condPredicted 3408 # Number of conditional branches predicted system.cpu.branch_predictor.condIncorrect 2378 # Number of conditional branches incorrect -system.cpu.branch_predictor.BTBLookups 3518 # Number of BTB lookups -system.cpu.branch_predictor.BTBHits 2142 # Number of BTB hits +system.cpu.branch_predictor.BTBLookups 3514 # Number of BTB lookups +system.cpu.branch_predictor.BTBHits 2140 # Number of BTB hits system.cpu.branch_predictor.usedRAS 176 # Number of times the RAS was used to get a target. system.cpu.branch_predictor.RASInCorrect 5 # Number of incorrect RAS predictions. -system.cpu.branch_predictor.BTBHitPct 60.886868 # BTB Hit Percentage -system.cpu.branch_predictor.predictedTaken 2318 # Number of Branches Predicted As Taken (True). -system.cpu.branch_predictor.predictedNotTaken 2703 # Number of Branches Predicted As Not Taken (False). -system.cpu.regfile_manager.intRegFileReads 14367 # Number of Reads from Int. Register File +system.cpu.branch_predictor.BTBHitPct 60.899260 # BTB Hit Percentage +system.cpu.branch_predictor.predictedTaken 2316 # Number of Branches Predicted As Taken (True). +system.cpu.branch_predictor.predictedNotTaken 2701 # Number of Branches Predicted As Not Taken (False). +system.cpu.regfile_manager.intRegFileReads 14466 # Number of Reads from Int. Register File system.cpu.regfile_manager.intRegFileWrites 11099 # Number of Writes to Int. Register File -system.cpu.regfile_manager.intRegFileAccesses 25466 # Total Accesses (Read+Write) to the Int. Register File +system.cpu.regfile_manager.intRegFileAccesses 25565 # Total Accesses (Read+Write) to the Int. Register File system.cpu.regfile_manager.floatRegFileReads 0 # Number of Reads from FP Register File system.cpu.regfile_manager.floatRegFileWrites 0 # Number of Writes to FP Register File system.cpu.regfile_manager.floatRegFileAccesses 0 # Total Accesses (Read+Write) to the FP Register File -system.cpu.regfile_manager.regForwards 5027 # Number of Registers Read Through Forwarding Logic -system.cpu.agen_unit.agens 3931 # Number of Address Generations +system.cpu.regfile_manager.regForwards 4899 # Number of Registers Read Through Forwarding Logic +system.cpu.agen_unit.agens 3932 # Number of Address Generations system.cpu.execution_unit.predictedTakenIncorrect 1367 # Number of Branches Incorrectly Predicted As Taken. system.cpu.execution_unit.predictedNotTakenIncorrect 948 # Number of Branches Incorrectly Predicted As Not Taken). system.cpu.execution_unit.mispredicted 2315 # Number of Branches Incorrectly Predicted @@ -216,12 +216,12 @@ system.cpu.execution_unit.executions 11058 # Nu system.cpu.mult_div_unit.multiplies 0 # Number of Multipy Operations Executed system.cpu.mult_div_unit.divides 0 # Number of Divide Operations Executed system.cpu.contextSwitches 1 # Number of context switches -system.cpu.threadCycles 22133 # Total Number of Cycles A Thread Was Active in CPU (Per-Thread) +system.cpu.threadCycles 21840 # Total Number of Cycles A Thread Was Active in CPU (Per-Thread) system.cpu.smtCycles 0 # Total number of cycles that the CPU was in SMT-mode -system.cpu.timesIdled 497 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 30866 # Number of cycles cpu's stages were not processed -system.cpu.runCycles 17356 # Number of cycles cpu stages are processed. -system.cpu.activity 35.991871 # Percentage of cycles cpu is active +system.cpu.timesIdled 501 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 27681 # Number of cycles cpu's stages were not processed +system.cpu.runCycles 17365 # Number of cycles cpu stages are processed. +system.cpu.activity 38.549483 # Percentage of cycles cpu is active system.cpu.comLoads 2225 # Number of Load instructions committed system.cpu.comStores 1448 # Number of Store instructions committed system.cpu.comBranches 3358 # Number of Branches instructions committed @@ -233,146 +233,146 @@ system.cpu.committedInsts 15162 # Nu system.cpu.committedOps 15162 # Number of Ops committed (Per-Thread) system.cpu.smtCommittedInsts 0 # Number of SMT Instructions committed (Per-Thread) system.cpu.committedInsts_total 15162 # Number of Instructions committed (Total) -system.cpu.cpi 3.180451 # CPI: Cycles Per Instruction (Per-Thread) +system.cpu.cpi 2.970980 # CPI: Cycles Per Instruction (Per-Thread) system.cpu.smt_cpi nan # CPI: Total SMT-CPI -system.cpu.cpi_total 3.180451 # CPI: Total CPI of All Threads -system.cpu.ipc 0.314421 # IPC: Instructions Per Cycle (Per-Thread) +system.cpu.cpi_total 2.970980 # CPI: Total CPI of All Threads +system.cpu.ipc 0.336589 # IPC: Instructions Per Cycle (Per-Thread) system.cpu.smt_ipc nan # IPC: Total SMT-IPC -system.cpu.ipc_total 0.314421 # IPC: Total IPC of All Threads -system.cpu.stage0.idleCycles 35090 # Number of cycles 0 instructions are processed. -system.cpu.stage0.runCycles 13132 # Number of cycles 1+ instructions are processed. -system.cpu.stage0.utilization 27.232384 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage1.idleCycles 39034 # Number of cycles 0 instructions are processed. -system.cpu.stage1.runCycles 9188 # Number of cycles 1+ instructions are processed. -system.cpu.stage1.utilization 19.053544 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage2.idleCycles 39406 # Number of cycles 0 instructions are processed. -system.cpu.stage2.runCycles 8816 # Number of cycles 1+ instructions are processed. -system.cpu.stage2.utilization 18.282112 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage3.idleCycles 45338 # Number of cycles 0 instructions are processed. -system.cpu.stage3.runCycles 2884 # Number of cycles 1+ instructions are processed. -system.cpu.stage3.utilization 5.980673 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage4.idleCycles 38904 # Number of cycles 0 instructions are processed. -system.cpu.stage4.runCycles 9318 # Number of cycles 1+ instructions are processed. -system.cpu.stage4.utilization 19.323131 # Percentage of cycles stage was utilized (processing insts). +system.cpu.ipc_total 0.336589 # IPC: Total IPC of All Threads +system.cpu.stage0.idleCycles 31894 # Number of cycles 0 instructions are processed. +system.cpu.stage0.runCycles 13152 # Number of cycles 1+ instructions are processed. +system.cpu.stage0.utilization 29.196821 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage1.idleCycles 35835 # Number of cycles 0 instructions are processed. +system.cpu.stage1.runCycles 9211 # Number of cycles 1+ instructions are processed. +system.cpu.stage1.utilization 20.447987 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage2.idleCycles 36237 # Number of cycles 0 instructions are processed. +system.cpu.stage2.runCycles 8809 # Number of cycles 1+ instructions are processed. +system.cpu.stage2.utilization 19.555565 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage3.idleCycles 42168 # Number of cycles 0 instructions are processed. +system.cpu.stage3.runCycles 2878 # Number of cycles 1+ instructions are processed. +system.cpu.stage3.utilization 6.389025 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage4.idleCycles 35732 # Number of cycles 0 instructions are processed. +system.cpu.stage4.runCycles 9314 # Number of cycles 1+ instructions are processed. +system.cpu.stage4.utilization 20.676642 # Percentage of cycles stage was utilized (processing insts). system.cpu.icache.replacements 0 # number of replacements -system.cpu.icache.tagsinuse 166.100833 # Cycle average of tags in use -system.cpu.icache.total_refs 2586 # Total number of references to valid blocks. +system.cpu.icache.tagsinuse 171.605866 # Cycle average of tags in use +system.cpu.icache.total_refs 2584 # Total number of references to valid blocks. system.cpu.icache.sampled_refs 299 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 8.648829 # Average number of references to valid blocks. +system.cpu.icache.avg_refs 8.642140 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 166.100833 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.081104 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.081104 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 2586 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 2586 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 2586 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 2586 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 2586 # number of overall hits -system.cpu.icache.overall_hits::total 2586 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 369 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 369 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 369 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 369 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 369 # number of overall misses -system.cpu.icache.overall_misses::total 369 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 18278500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 18278500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 18278500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 18278500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 18278500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 18278500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 2955 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 2955 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 2955 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 2955 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 2955 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 2955 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.124873 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.124873 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.124873 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.124873 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.124873 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.124873 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 49535.230352 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 49535.230352 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 49535.230352 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 49535.230352 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 49535.230352 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 49535.230352 # average overall miss latency +system.cpu.icache.occ_blocks::cpu.inst 171.605866 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.083792 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.083792 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 2584 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 2584 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 2584 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 2584 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 2584 # number of overall hits +system.cpu.icache.overall_hits::total 2584 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 372 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 372 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 372 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 372 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 372 # number of overall misses +system.cpu.icache.overall_misses::total 372 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 18064500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 18064500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 18064500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 18064500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 18064500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 18064500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 2956 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 2956 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 2956 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 2956 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 2956 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 2956 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.125846 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.125846 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.125846 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.125846 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.125846 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.125846 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 48560.483871 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 48560.483871 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 48560.483871 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 48560.483871 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 48560.483871 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 48560.483871 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu.icache.blocked_cycles::no_targets 85 # number of cycles access was blocked +system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_targets 2 # number of cycles access was blocked +system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.cpu.icache.avg_blocked_cycles::no_targets 42.500000 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 68 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 68 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 68 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 68 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 68 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 68 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 71 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 71 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 71 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 71 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 71 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 71 # number of overall MSHR hits system.cpu.icache.ReadReq_mshr_misses::cpu.inst 301 # number of ReadReq MSHR misses system.cpu.icache.ReadReq_mshr_misses::total 301 # number of ReadReq MSHR misses system.cpu.icache.demand_mshr_misses::cpu.inst 301 # number of demand (read+write) MSHR misses system.cpu.icache.demand_mshr_misses::total 301 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 301 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 301 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 14783500 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 14783500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 14783500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 14783500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 14783500 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 14783500 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.101861 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.101861 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.101861 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.101861 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.101861 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.101861 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 49114.617940 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49114.617940 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 49114.617940 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 49114.617940 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 49114.617940 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 49114.617940 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 14600500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 14600500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 14600500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 14600500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 14600500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 14600500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.101827 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.101827 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.101827 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.101827 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.101827 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.101827 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48506.644518 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48506.644518 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48506.644518 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 48506.644518 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48506.644518 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 48506.644518 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.replacements 0 # number of replacements -system.cpu.dcache.tagsinuse 97.064476 # Cycle average of tags in use -system.cpu.dcache.total_refs 3314 # Total number of references to valid blocks. +system.cpu.dcache.tagsinuse 99.150895 # Cycle average of tags in use +system.cpu.dcache.total_refs 3193 # Total number of references to valid blocks. system.cpu.dcache.sampled_refs 138 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 24.014493 # Average number of references to valid blocks. +system.cpu.dcache.avg_refs 23.137681 # Average number of references to valid blocks. system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 97.064476 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.023697 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.023697 # Average percentage of cache occupancy +system.cpu.dcache.occ_blocks::cpu.data 99.150895 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.024207 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.024207 # Average percentage of cache occupancy system.cpu.dcache.ReadReq_hits::cpu.data 2167 # number of ReadReq hits system.cpu.dcache.ReadReq_hits::total 2167 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 1141 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 1141 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 1020 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 1020 # number of WriteReq hits system.cpu.dcache.SwapReq_hits::cpu.data 6 # number of SwapReq hits system.cpu.dcache.SwapReq_hits::total 6 # number of SwapReq hits -system.cpu.dcache.demand_hits::cpu.data 3308 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 3308 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 3308 # number of overall hits -system.cpu.dcache.overall_hits::total 3308 # number of overall hits +system.cpu.dcache.demand_hits::cpu.data 3187 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 3187 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 3187 # number of overall hits +system.cpu.dcache.overall_hits::total 3187 # number of overall hits system.cpu.dcache.ReadReq_misses::cpu.data 58 # number of ReadReq misses system.cpu.dcache.ReadReq_misses::total 58 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 301 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 301 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 359 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 359 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 359 # number of overall misses -system.cpu.dcache.overall_misses::total 359 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 3241000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 3241000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 14317500 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 14317500 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 17558500 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 17558500 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 17558500 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 17558500 # number of overall miss cycles +system.cpu.dcache.WriteReq_misses::cpu.data 422 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 422 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 480 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 480 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 480 # number of overall misses +system.cpu.dcache.overall_misses::total 480 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 3300500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 3300500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 19262500 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 19262500 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 22563000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 22563000 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 22563000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 22563000 # number of overall miss cycles system.cpu.dcache.ReadReq_accesses::cpu.data 2225 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_accesses::total 2225 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 1442 # number of WriteReq accesses(hits+misses) @@ -385,36 +385,36 @@ system.cpu.dcache.overall_accesses::cpu.data 3667 system.cpu.dcache.overall_accesses::total 3667 # number of overall (read+write) accesses system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.026067 # miss rate for ReadReq accesses system.cpu.dcache.ReadReq_miss_rate::total 0.026067 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.208738 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.208738 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.097900 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.097900 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.097900 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.097900 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55879.310345 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 55879.310345 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47566.445183 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 47566.445183 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 48909.470752 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 48909.470752 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 48909.470752 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 48909.470752 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 3701 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 45 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 82.244444 # average number of cycles each access was blocked +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.292649 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.292649 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.130897 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.130897 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.130897 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.130897 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56905.172414 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 56905.172414 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 45645.734597 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 45645.734597 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 47006.250000 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 47006.250000 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 47006.250000 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 47006.250000 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 680 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 34 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 20 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed system.cpu.dcache.ReadReq_mshr_hits::cpu.data 5 # number of ReadReq MSHR hits system.cpu.dcache.ReadReq_mshr_hits::total 5 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 216 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 216 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 221 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 221 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 221 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 221 # number of overall MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 337 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 337 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 342 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 342 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 342 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 342 # number of overall MSHR hits system.cpu.dcache.ReadReq_mshr_misses::cpu.data 53 # number of ReadReq MSHR misses system.cpu.dcache.ReadReq_mshr_misses::total 53 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 85 # number of WriteReq MSHR misses @@ -423,14 +423,14 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 138 system.cpu.dcache.demand_mshr_misses::total 138 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 138 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 138 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 2840500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 2840500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4329000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 4329000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 7169500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 7169500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 7169500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 7169500 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 2900000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 2900000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4513000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 4513000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 7413000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 7413000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 7413000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 7413000 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.023820 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.023820 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.058946 # mshr miss rate for WriteReq accesses @@ -439,26 +439,26 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.037633 system.cpu.dcache.demand_mshr_miss_rate::total 0.037633 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.037633 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.037633 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53594.339623 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53594.339623 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 50929.411765 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50929.411765 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 51952.898551 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 51952.898551 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 51952.898551 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 51952.898551 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54716.981132 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54716.981132 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53094.117647 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53094.117647 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53717.391304 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 53717.391304 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53717.391304 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 53717.391304 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.tagsinuse 196.769171 # Cycle average of tags in use +system.cpu.l2cache.tagsinuse 202.986818 # Cycle average of tags in use system.cpu.l2cache.total_refs 2 # Total number of references to valid blocks. system.cpu.l2cache.sampled_refs 351 # Sample count of references to valid blocks. system.cpu.l2cache.avg_refs 0.005698 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::cpu.inst 165.497362 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 31.271809 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::cpu.inst 0.005051 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.000954 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.006005 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::cpu.inst 170.969481 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 32.017336 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::cpu.inst 0.005218 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.000977 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.006195 # Average percentage of cache occupancy system.cpu.l2cache.ReadReq_hits::cpu.inst 2 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::total 2 # number of ReadReq hits system.cpu.l2cache.demand_hits::cpu.inst 2 # number of demand (read+write) hits @@ -476,17 +476,17 @@ system.cpu.l2cache.demand_misses::total 437 # nu system.cpu.l2cache.overall_misses::cpu.inst 299 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 138 # number of overall misses system.cpu.l2cache.overall_misses::total 437 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 14500500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2786000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 17286500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4241500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 4241500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 14500500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 7027500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 21528000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 14500500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 7027500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 21528000 # number of overall miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 14317500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2845500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 17163000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4425000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 4425000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 14317500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 7270500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 21588000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 14317500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 7270500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 21588000 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 301 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 53 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 354 # number of ReadReq accesses(hits+misses) @@ -509,17 +509,17 @@ system.cpu.l2cache.demand_miss_rate::total 0.995444 # system.cpu.l2cache.overall_miss_rate::cpu.inst 0.993355 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.995444 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 48496.655518 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52566.037736 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 49109.375000 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 49900 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 49900 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 48496.655518 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 50923.913043 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 49263.157895 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 48496.655518 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 50923.913043 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 49263.157895 # average overall miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 47884.615385 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 53688.679245 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 48758.522727 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52058.823529 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52058.823529 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 47884.615385 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52684.782609 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 49400.457666 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 47884.615385 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52684.782609 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 49400.457666 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -539,17 +539,17 @@ system.cpu.l2cache.demand_mshr_misses::total 437 system.cpu.l2cache.overall_mshr_misses::cpu.inst 299 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 138 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 437 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 10728482 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2122568 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 12851050 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3166632 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3166632 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 10728482 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5289200 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 16017682 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 10728482 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5289200 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 16017682 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 10547482 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2181568 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 12729050 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3382064 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3382064 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 10547482 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5563632 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 16111114 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 10547482 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5563632 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 16111114 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.993355 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.994350 # mshr miss rate for ReadReq accesses @@ -561,17 +561,17 @@ system.cpu.l2cache.demand_mshr_miss_rate::total 0.995444 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.993355 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.995444 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 35881.210702 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40048.452830 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 36508.664773 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 37254.494118 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 37254.494118 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 35881.210702 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 38327.536232 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 36653.734554 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 35881.210702 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 38327.536232 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 36653.734554 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 35275.859532 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 41161.660377 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 36162.073864 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 39788.988235 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 39788.988235 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 35275.859532 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40316.173913 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 36867.537757 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 35275.859532 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40316.173913 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 36867.537757 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/stats.txt b/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/stats.txt index a830552cf..39a395968 100644 --- a/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/stats.txt +++ b/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/stats.txt @@ -1,38 +1,38 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.000020 # Number of seconds simulated -sim_ticks 19778500 # Number of ticks simulated -final_tick 19778500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.000023 # Number of seconds simulated +sim_ticks 23428500 # Number of ticks simulated +final_tick 23428500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 52882 # Simulator instruction rate (inst/s) -host_op_rate 52877 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 72439157 # Simulator tick rate (ticks/s) -host_mem_usage 223656 # Number of bytes of host memory used +host_inst_rate 53742 # Simulator instruction rate (inst/s) +host_op_rate 53738 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 87205048 # Simulator tick rate (ticks/s) +host_mem_usage 223912 # Number of bytes of host memory used host_seconds 0.27 # Real time elapsed on the host sim_insts 14436 # Number of instructions simulated sim_ops 14436 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu.inst 21568 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.inst 21504 # Number of bytes read from this memory system.physmem.bytes_read::cpu.data 9344 # Number of bytes read from this memory -system.physmem.bytes_read::total 30912 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 21568 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 21568 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu.inst 337 # Number of read requests responded to by this memory +system.physmem.bytes_read::total 30848 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 21504 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 21504 # Number of instructions bytes read from this memory +system.physmem.num_reads::cpu.inst 336 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 146 # Number of read requests responded to by this memory -system.physmem.num_reads::total 483 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1090477033 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 472432186 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1562909220 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1090477033 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1090477033 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1090477033 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 472432186 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1562909220 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 483 # Total number of read requests seen +system.physmem.num_reads::total 482 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu.inst 917856457 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 398830484 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1316686941 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 917856457 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 917856457 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 917856457 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 398830484 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1316686941 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 482 # Total number of read requests seen system.physmem.writeReqs 0 # Total number of write requests seen -system.physmem.cpureqs 483 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 30912 # Total number of bytes read from memory +system.physmem.cpureqs 482 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 30848 # Total number of bytes read from memory system.physmem.bytesWritten 0 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 30912 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedRd 30848 # bytesRead derated as per pkt->getSize() system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize() system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed @@ -40,7 +40,7 @@ system.physmem.perBankRdReqs::0 70 # Tr system.physmem.perBankRdReqs::1 36 # Track reads on a per bank basis system.physmem.perBankRdReqs::2 24 # Track reads on a per bank basis system.physmem.perBankRdReqs::3 6 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 8 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 7 # Track reads on a per bank basis system.physmem.perBankRdReqs::5 44 # Track reads on a per bank basis system.physmem.perBankRdReqs::6 3 # Track reads on a per bank basis system.physmem.perBankRdReqs::7 21 # Track reads on a per bank basis @@ -70,14 +70,14 @@ system.physmem.perBankWrReqs::14 0 # Tr system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 19726000 # Total gap between requests +system.physmem.totGap 23376000 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes system.physmem.readPktSize::3 0 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 483 # Categorize read packet sizes +system.physmem.readPktSize::6 482 # Categorize read packet sizes system.physmem.readPktSize::7 0 # Categorize read packet sizes system.physmem.readPktSize::8 0 # Categorize read packet sizes system.physmem.writePktSize::0 0 # categorize write packet sizes @@ -98,13 +98,13 @@ system.physmem.neitherpktsize::5 0 # ca system.physmem.neitherpktsize::6 0 # categorize neither packet sizes system.physmem.neitherpktsize::7 0 # categorize neither packet sizes system.physmem.neitherpktsize::8 0 # categorize neither packet sizes -system.physmem.rdQLenPdf::0 271 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 137 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 54 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 15 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 274 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 145 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 45 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 13 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 4 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see @@ -164,262 +164,262 @@ system.physmem.wrQLenPdf::29 0 # Wh system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.totQLat 3361480 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 13231480 # Sum of mem lat for all requests -system.physmem.totBusLat 1932000 # Total cycles spent in databus access -system.physmem.totBankLat 7938000 # Total cycles spent in bank access -system.physmem.avgQLat 6959.59 # Average queueing delay per request -system.physmem.avgBankLat 16434.78 # Average bank access latency per request +system.physmem.totQLat 2488982 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 12396982 # Sum of mem lat for all requests +system.physmem.totBusLat 1928000 # Total cycles spent in databus access +system.physmem.totBankLat 7980000 # Total cycles spent in bank access +system.physmem.avgQLat 5163.86 # Average queueing delay per request +system.physmem.avgBankLat 16556.02 # Average bank access latency per request system.physmem.avgBusLat 4000.00 # Average bus latency per request -system.physmem.avgMemAccLat 27394.37 # Average memory access latency -system.physmem.avgRdBW 1562.91 # Average achieved read bandwidth in MB/s +system.physmem.avgMemAccLat 25719.88 # Average memory access latency +system.physmem.avgRdBW 1316.69 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 1562.91 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedRdBW 1316.69 # Average consumed read bandwidth in MB/s system.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s -system.physmem.busUtil 9.77 # Data bus utilization in percentage -system.physmem.avgRdQLen 0.67 # Average read queue length over time +system.physmem.busUtil 8.23 # Data bus utilization in percentage +system.physmem.avgRdQLen 0.53 # Average read queue length over time system.physmem.avgWrQLen 0.00 # Average write queue length over time -system.physmem.readRowHits 394 # Number of row buffer hits during reads +system.physmem.readRowHits 393 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 81.57 # Row buffer hit rate for reads +system.physmem.readRowHitRate 81.54 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 40840.58 # Average gap between requests +system.physmem.avgGap 48497.93 # Average gap between requests system.cpu.workload.num_syscalls 18 # Number of system calls -system.cpu.numCycles 39558 # number of cpu cycles simulated +system.cpu.numCycles 46858 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.BPredUnit.lookups 6961 # Number of BP lookups -system.cpu.BPredUnit.condPredicted 4635 # Number of conditional branches predicted -system.cpu.BPredUnit.condIncorrect 1124 # Number of conditional branches incorrect -system.cpu.BPredUnit.BTBLookups 5126 # Number of BTB lookups -system.cpu.BPredUnit.BTBHits 2626 # Number of BTB hits +system.cpu.BPredUnit.lookups 6941 # Number of BP lookups +system.cpu.BPredUnit.condPredicted 4630 # Number of conditional branches predicted +system.cpu.BPredUnit.condIncorrect 1121 # Number of conditional branches incorrect +system.cpu.BPredUnit.BTBLookups 5115 # Number of BTB lookups +system.cpu.BPredUnit.BTBHits 2636 # Number of BTB hits system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.BPredUnit.usedRAS 443 # Number of times the RAS was used to get a target. +system.cpu.BPredUnit.usedRAS 442 # Number of times the RAS was used to get a target. system.cpu.BPredUnit.RASInCorrect 168 # Number of incorrect RAS predictions. -system.cpu.fetch.icacheStallCycles 11957 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 32537 # Number of instructions fetch has processed -system.cpu.fetch.Branches 6961 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 3069 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 9617 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 3192 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 7429 # Number of cycles fetch has spent blocked +system.cpu.fetch.icacheStallCycles 12393 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 32407 # Number of instructions fetch has processed +system.cpu.fetch.Branches 6941 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 3078 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 9616 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 3187 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 8221 # Number of cycles fetch has spent blocked system.cpu.fetch.MiscStallCycles 4 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 834 # Number of stall cycles due to pending traps -system.cpu.fetch.CacheLines 5561 # Number of cache lines fetched +system.cpu.fetch.PendingTrapStallCycles 943 # Number of stall cycles due to pending traps +system.cpu.fetch.CacheLines 5564 # Number of cache lines fetched system.cpu.fetch.IcacheSquashes 468 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 31813 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 1.022758 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.197280 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::samples 33142 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 0.977823 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.154937 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 22196 69.77% 69.77% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 4753 14.94% 84.71% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 498 1.57% 86.28% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 475 1.49% 87.77% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 708 2.23% 89.99% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 718 2.26% 92.25% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 247 0.78% 93.03% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 285 0.90% 93.92% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 1933 6.08% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 23526 70.99% 70.99% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 4767 14.38% 85.37% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 497 1.50% 86.87% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 473 1.43% 88.30% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 713 2.15% 90.45% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 723 2.18% 92.63% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 250 0.75% 93.38% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 284 0.86% 94.24% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 1909 5.76% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 31813 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.175969 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.822514 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 12679 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 8183 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 8793 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 186 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 1972 # Number of cycles decode is squashing -system.cpu.decode.DecodedInsts 30371 # Number of instructions handled by decode -system.cpu.rename.SquashCycles 1972 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 13365 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 199 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 7520 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 8338 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 419 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 27570 # Number of instructions processed by rename +system.cpu.fetch.rateDist::total 33142 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.148128 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.691600 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 13096 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 9104 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 8780 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 197 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 1965 # Number of cycles decode is squashing +system.cpu.decode.DecodedInsts 30240 # Number of instructions handled by decode +system.cpu.rename.SquashCycles 1965 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 13789 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 355 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 8257 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 8329 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 447 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 27456 # Number of instructions processed by rename system.cpu.rename.IQFullEvents 2 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 112 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 24556 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 51144 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 51144 # Number of integer rename lookups +system.cpu.rename.LSQFullEvents 134 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 24477 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 50943 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 50943 # Number of integer rename lookups system.cpu.rename.CommittedMaps 13819 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 10737 # Number of HB maps that are undone due to squashing +system.cpu.rename.UndoneMaps 10658 # Number of HB maps that are undone due to squashing system.cpu.rename.serializingInsts 696 # count of serializing insts renamed system.cpu.rename.tempSerializingInsts 697 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 2824 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 3648 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 2459 # Number of stores inserted to the mem dependence unit. +system.cpu.rename.skidInsts 2830 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 3653 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 2437 # Number of stores inserted to the mem dependence unit. system.cpu.memDep0.conflictingLoads 4 # Number of conflicting loads. system.cpu.memDep0.conflictingStores 0 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 23227 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 659 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 21740 # Number of instructions issued +system.cpu.iq.iqInstsAdded 23144 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 660 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 21674 # Number of instructions issued system.cpu.iq.iqSquashedInstsIssued 113 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 8509 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 6060 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 184 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 31813 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.683368 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.298612 # Number of insts issued each cycle +system.cpu.iq.iqSquashedInstsExamined 8424 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 6018 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 185 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 33142 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.653974 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.274325 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 22340 70.22% 70.22% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 3583 11.26% 81.49% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 2473 7.77% 89.26% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 1697 5.33% 94.59% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 903 2.84% 97.43% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 492 1.55% 98.98% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 244 0.77% 99.75% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 64 0.20% 99.95% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 17 0.05% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 23639 71.33% 71.33% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 3658 11.04% 82.36% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 2441 7.37% 89.73% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 1702 5.14% 94.86% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 894 2.70% 97.56% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 488 1.47% 99.03% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 244 0.74% 99.77% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 60 0.18% 99.95% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 16 0.05% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 31813 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 33142 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 50 28.09% 28.09% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 28.09% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 28.09% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 28.09% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 28.09% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 28.09% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 28.09% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 28.09% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 28.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 28.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 28.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 28.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 28.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 28.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 28.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 28.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 28.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 28.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 28.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 28.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 28.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 28.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 28.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 28.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 28.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 28.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 28.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 28.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 28.09% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 26 14.61% 42.70% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 102 57.30% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 49 28.16% 28.16% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 28.16% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 28.16% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 28.16% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 28.16% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 28.16% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 28.16% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 28.16% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 28.16% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 28.16% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 28.16% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 28.16% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 28.16% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 28.16% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 28.16% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 28.16% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 28.16% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 28.16% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 28.16% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 28.16% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 28.16% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 28.16% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 28.16% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 28.16% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 28.16% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 28.16% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 28.16% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 28.16% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 28.16% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 26 14.94% 43.10% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 99 56.90% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 16052 73.84% 73.84% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 0 0.00% 73.84% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 73.84% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 73.84% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 73.84% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 73.84% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 73.84% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 73.84% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 73.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 73.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 73.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 73.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 73.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 73.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 73.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 73.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 73.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 73.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 73.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 73.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 73.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 73.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 73.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 73.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 73.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 73.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 73.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 73.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 73.84% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 3424 15.75% 89.59% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 2264 10.41% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 16000 73.82% 73.82% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 0 0.00% 73.82% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 73.82% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 73.82% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 73.82% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 73.82% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 73.82% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 73.82% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 73.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 73.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 73.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 73.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 73.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 73.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 73.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 73.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 73.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 73.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 73.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 73.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 73.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 73.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 73.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 73.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 73.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 73.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 73.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 73.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 73.82% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 3426 15.81% 89.63% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 2248 10.37% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 21740 # Type of FU issued -system.cpu.iq.rate 0.549573 # Inst issue rate -system.cpu.iq.fu_busy_cnt 178 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.008188 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 75584 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 32421 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 19938 # Number of integer instruction queue wakeup accesses +system.cpu.iq.FU_type_0::total 21674 # Type of FU issued +system.cpu.iq.rate 0.462546 # Inst issue rate +system.cpu.iq.fu_busy_cnt 174 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.008028 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 76777 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 32254 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 19887 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 0 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 0 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 0 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 21918 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 21848 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 0 # Number of floating point alu accesses system.cpu.iew.lsq.thread0.forwLoads 26 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 1423 # Number of loads squashed +system.cpu.iew.lsq.thread0.squashedLoads 1428 # Number of loads squashed system.cpu.iew.lsq.thread0.ignoredResponses 2 # Number of memory responses ignored because the instruction is squashed system.cpu.iew.lsq.thread0.memOrderViolation 27 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 1011 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedStores 989 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread0.rescheduledLoads 1 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.cacheBlocked 33 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 1972 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 103 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 4 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 25068 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 512 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 3648 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 2459 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 659 # Number of dispatched non-speculative instructions +system.cpu.iew.iewSquashCycles 1965 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 238 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 11 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 24981 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 536 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 3653 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 2437 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 660 # Number of dispatched non-speculative instructions system.cpu.iew.iewIQFullEvents 2 # Number of times the IQ has become full, causing a stall system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall system.cpu.iew.memOrderViolationEvents 27 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 296 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 961 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 1257 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 20524 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 3260 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 1216 # Number of squashed instructions skipped in execute +system.cpu.iew.predictedTakenIncorrect 295 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 957 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 1252 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 20477 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 3262 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 1197 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 1182 # number of nop insts executed -system.cpu.iew.exec_refs 5396 # number of memory reference insts executed -system.cpu.iew.exec_branches 4297 # Number of branches executed -system.cpu.iew.exec_stores 2136 # Number of stores executed -system.cpu.iew.exec_rate 0.518833 # Inst execution rate -system.cpu.iew.wb_sent 20197 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 19938 # cumulative count of insts written-back -system.cpu.iew.wb_producers 9248 # num instructions producing a value -system.cpu.iew.wb_consumers 11357 # num instructions consuming a value +system.cpu.iew.exec_nop 1177 # number of nop insts executed +system.cpu.iew.exec_refs 5386 # number of memory reference insts executed +system.cpu.iew.exec_branches 4289 # Number of branches executed +system.cpu.iew.exec_stores 2124 # Number of stores executed +system.cpu.iew.exec_rate 0.437001 # Inst execution rate +system.cpu.iew.wb_sent 20145 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 19887 # cumulative count of insts written-back +system.cpu.iew.wb_producers 9217 # num instructions producing a value +system.cpu.iew.wb_consumers 11299 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.504019 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.814300 # average fanout of values written-back +system.cpu.iew.wb_rate 0.424410 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.815736 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 9816 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 9729 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 475 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 1124 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 29858 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.507804 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.195478 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 1121 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 31194 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.486055 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.173479 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 22523 75.43% 75.43% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 3989 13.36% 88.79% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 1473 4.93% 93.73% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 787 2.64% 96.36% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 343 1.15% 97.51% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 245 0.82% 98.33% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 323 1.08% 99.41% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 69 0.23% 99.64% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 106 0.36% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 23830 76.39% 76.39% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 4047 12.97% 89.37% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 1444 4.63% 94.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 788 2.53% 96.52% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 343 1.10% 97.62% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 244 0.78% 98.40% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 322 1.03% 99.44% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 69 0.22% 99.66% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 107 0.34% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 29858 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 31194 # Number of insts commited each cycle system.cpu.commit.committedInsts 15162 # Number of instructions committed system.cpu.commit.committedOps 15162 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -430,68 +430,68 @@ system.cpu.commit.branches 3358 # Nu system.cpu.commit.fp_insts 0 # Number of committed floating point instructions. system.cpu.commit.int_insts 12174 # Number of committed integer instructions. system.cpu.commit.function_calls 187 # Number of function calls committed. -system.cpu.commit.bw_lim_events 106 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 107 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 53907 # The number of ROB reads -system.cpu.rob.rob_writes 51935 # The number of ROB writes -system.cpu.timesIdled 182 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 7745 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 55155 # The number of ROB reads +system.cpu.rob.rob_writes 51753 # The number of ROB writes +system.cpu.timesIdled 205 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 13716 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 14436 # Number of Instructions Simulated system.cpu.committedOps 14436 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 14436 # Number of Instructions Simulated -system.cpu.cpi 2.740233 # CPI: Cycles Per Instruction -system.cpu.cpi_total 2.740233 # CPI: Total CPI of All Threads -system.cpu.ipc 0.364933 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.364933 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 32646 # number of integer regfile reads -system.cpu.int_regfile_writes 18155 # number of integer regfile writes -system.cpu.misc_regfile_reads 7050 # number of misc regfile reads +system.cpu.cpi 3.245913 # CPI: Cycles Per Instruction +system.cpu.cpi_total 3.245913 # CPI: Total CPI of All Threads +system.cpu.ipc 0.308080 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.308080 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 32584 # number of integer regfile reads +system.cpu.int_regfile_writes 18115 # number of integer regfile writes +system.cpu.misc_regfile_reads 7035 # number of misc regfile reads system.cpu.misc_regfile_writes 569 # number of misc regfile writes system.cpu.icache.replacements 0 # number of replacements -system.cpu.icache.tagsinuse 200.987114 # Cycle average of tags in use -system.cpu.icache.total_refs 5096 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 339 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 15.032448 # Average number of references to valid blocks. +system.cpu.icache.tagsinuse 194.443697 # Cycle average of tags in use +system.cpu.icache.total_refs 5086 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 338 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 15.047337 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 200.987114 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.098138 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.098138 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 5096 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 5096 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 5096 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 5096 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 5096 # number of overall hits -system.cpu.icache.overall_hits::total 5096 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 465 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 465 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 465 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 465 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 465 # number of overall misses -system.cpu.icache.overall_misses::total 465 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 14626000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 14626000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 14626000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 14626000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 14626000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 14626000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 5561 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 5561 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 5561 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 5561 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 5561 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 5561 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.083618 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.083618 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.083618 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.083618 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.083618 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.083618 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 31453.763441 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 31453.763441 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 31453.763441 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 31453.763441 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 31453.763441 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 31453.763441 # average overall miss latency +system.cpu.icache.occ_blocks::cpu.inst 194.443697 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.094943 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.094943 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 5086 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 5086 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 5086 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 5086 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 5086 # number of overall hits +system.cpu.icache.overall_hits::total 5086 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 478 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 478 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 478 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 478 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 478 # number of overall misses +system.cpu.icache.overall_misses::total 478 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 21903000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 21903000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 21903000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 21903000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 21903000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 21903000 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 5564 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 5564 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 5564 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 5564 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 5564 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 5564 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.085909 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.085909 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.085909 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.085909 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.085909 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.085909 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 45822.175732 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 45822.175732 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 45822.175732 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 45822.175732 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 45822.175732 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 45822.175732 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -500,114 +500,114 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 126 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 126 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 126 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 126 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 126 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 126 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 339 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 339 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 339 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 339 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 339 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 339 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 11056500 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 11056500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 11056500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 11056500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 11056500 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 11056500 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.060960 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.060960 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.060960 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.060960 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.060960 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.060960 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 32615.044248 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32615.044248 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 32615.044248 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 32615.044248 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 32615.044248 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 32615.044248 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 140 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 140 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 140 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 140 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 140 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 140 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 338 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 338 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 338 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 338 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 338 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 338 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 16530500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 16530500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 16530500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 16530500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 16530500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 16530500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.060748 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.060748 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.060748 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.060748 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.060748 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.060748 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48906.804734 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48906.804734 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48906.804734 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 48906.804734 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48906.804734 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 48906.804734 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.replacements 0 # number of replacements -system.cpu.dcache.tagsinuse 102.726852 # Cycle average of tags in use -system.cpu.dcache.total_refs 4058 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 146 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 27.794521 # Average number of references to valid blocks. +system.cpu.dcache.tagsinuse 100.624732 # Cycle average of tags in use +system.cpu.dcache.total_refs 4052 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 145 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 27.944828 # Average number of references to valid blocks. system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 102.726852 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.025080 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.025080 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 3017 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 3017 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 1035 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 1035 # number of WriteReq hits +system.cpu.dcache.occ_blocks::cpu.data 100.624732 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.024567 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.024567 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 3013 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 3013 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 1033 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 1033 # number of WriteReq hits system.cpu.dcache.SwapReq_hits::cpu.data 6 # number of SwapReq hits system.cpu.dcache.SwapReq_hits::total 6 # number of SwapReq hits -system.cpu.dcache.demand_hits::cpu.data 4052 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 4052 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 4052 # number of overall hits -system.cpu.dcache.overall_hits::total 4052 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 128 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 128 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 407 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 407 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 535 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 535 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 535 # number of overall misses -system.cpu.dcache.overall_misses::total 535 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 5512500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 5512500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 14390000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 14390000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 19902500 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 19902500 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 19902500 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 19902500 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 3145 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 3145 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_hits::cpu.data 4046 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 4046 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 4046 # number of overall hits +system.cpu.dcache.overall_hits::total 4046 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 129 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 129 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 409 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 409 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 538 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 538 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 538 # number of overall misses +system.cpu.dcache.overall_misses::total 538 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 6836500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 6836500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 19507474 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 19507474 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 26343974 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 26343974 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 26343974 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 26343974 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 3142 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 3142 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 1442 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 1442 # number of WriteReq accesses(hits+misses) system.cpu.dcache.SwapReq_accesses::cpu.data 6 # number of SwapReq accesses(hits+misses) system.cpu.dcache.SwapReq_accesses::total 6 # number of SwapReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 4587 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 4587 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 4587 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 4587 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.040700 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.040700 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.282247 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.282247 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.116634 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.116634 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.116634 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.116634 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 43066.406250 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 43066.406250 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 35356.265356 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 35356.265356 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 37200.934579 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 37200.934579 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 37200.934579 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 37200.934579 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked +system.cpu.dcache.demand_accesses::cpu.data 4584 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 4584 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 4584 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 4584 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.041057 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.041057 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.283634 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.283634 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.117365 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.117365 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.117365 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.117365 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 52996.124031 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 52996.124031 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47695.535452 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 47695.535452 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 48966.494424 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 48966.494424 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 48966.494424 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 48966.494424 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 427 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 29 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 14.724138 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 65 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 65 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 324 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 324 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 389 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 389 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 389 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 389 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 66 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 66 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 326 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 326 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 392 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 392 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 392 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 392 # number of overall MSHR hits system.cpu.dcache.ReadReq_mshr_misses::cpu.data 63 # number of ReadReq MSHR misses system.cpu.dcache.ReadReq_mshr_misses::total 63 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 83 # number of WriteReq MSHR misses @@ -616,103 +616,103 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 146 system.cpu.dcache.demand_mshr_misses::total 146 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 146 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 146 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3018500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 3018500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3172000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 3172000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 6190500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 6190500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 6190500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 6190500 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.020032 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.020032 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3776500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 3776500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4497000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 4497000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 8273500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 8273500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 8273500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 8273500 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.020051 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.020051 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.057559 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.057559 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.031829 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.031829 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.031829 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.031829 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 47912.698413 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47912.698413 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 38216.867470 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38216.867470 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 42400.684932 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 42400.684932 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 42400.684932 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 42400.684932 # average overall mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.031850 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.031850 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.031850 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.031850 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 59944.444444 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59944.444444 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 54180.722892 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54180.722892 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 56667.808219 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 56667.808219 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 56667.808219 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 56667.808219 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.tagsinuse 236.256243 # Cycle average of tags in use +system.cpu.l2cache.tagsinuse 229.081422 # Cycle average of tags in use system.cpu.l2cache.total_refs 2 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 400 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 0.005000 # Average number of references to valid blocks. +system.cpu.l2cache.sampled_refs 399 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 0.005013 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::cpu.inst 200.252174 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 36.004069 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::cpu.inst 0.006111 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.001099 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.007210 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::cpu.inst 193.844447 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 35.236975 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::cpu.inst 0.005916 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.001075 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.006991 # Average percentage of cache occupancy system.cpu.l2cache.ReadReq_hits::cpu.inst 2 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::total 2 # number of ReadReq hits system.cpu.l2cache.demand_hits::cpu.inst 2 # number of demand (read+write) hits system.cpu.l2cache.demand_hits::total 2 # number of demand (read+write) hits system.cpu.l2cache.overall_hits::cpu.inst 2 # number of overall hits system.cpu.l2cache.overall_hits::total 2 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 337 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.inst 336 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::cpu.data 63 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 400 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 399 # number of ReadReq misses system.cpu.l2cache.ReadExReq_misses::cpu.data 83 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 83 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 337 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.inst 336 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.data 146 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 483 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 337 # number of overall misses +system.cpu.l2cache.demand_misses::total 482 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 336 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 146 # number of overall misses -system.cpu.l2cache.overall_misses::total 483 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 10715500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2955000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 13670500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3088000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 3088000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 10715500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 6043000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 16758500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 10715500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 6043000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 16758500 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 339 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.overall_misses::total 482 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 16172000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 3755000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 19927000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4413000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 4413000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 16172000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 8168000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 24340000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 16172000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 8168000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 24340000 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 338 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 63 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 402 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 401 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 83 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 83 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 339 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 338 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::cpu.data 146 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 485 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 339 # number of overall (read+write) accesses +system.cpu.l2cache.demand_accesses::total 484 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 338 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.data 146 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 485 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.994100 # miss rate for ReadReq accesses +system.cpu.l2cache.overall_accesses::total 484 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.994083 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.data 1 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.995025 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.995012 # miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.994100 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.994083 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.995876 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.994100 # miss rate for overall accesses +system.cpu.l2cache.demand_miss_rate::total 0.995868 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.994083 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.995876 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 31796.735905 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 46904.761905 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 34176.250000 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 37204.819277 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 37204.819277 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 31796.735905 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 41390.410959 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 34696.687371 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 31796.735905 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 41390.410959 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 34696.687371 # average overall miss latency +system.cpu.l2cache.overall_miss_rate::total 0.995868 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 48130.952381 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 59603.174603 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 49942.355890 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 53168.674699 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 53168.674699 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 48130.952381 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 55945.205479 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 50497.925311 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 48130.952381 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 55945.205479 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 50497.925311 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -721,50 +721,50 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 337 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 336 # number of ReadReq MSHR misses system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 63 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 400 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 399 # number of ReadReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 83 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 83 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 337 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 336 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.data 146 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 483 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 337 # number of overall MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 482 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 336 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 146 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 483 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 9509513 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2743056 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 12252569 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2822546 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2822546 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 9509513 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5565602 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 15075115 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 9509513 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5565602 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 15075115 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.994100 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.overall_mshr_misses::total 482 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 11943516 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2975060 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 14918576 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3394062 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3394062 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 11943516 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 6369122 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 18312638 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 11943516 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 6369122 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 18312638 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.994083 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.995025 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.995012 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.994100 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.994083 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.995876 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.994100 # mshr miss rate for overall accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.995868 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.994083 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.995876 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 28218.139466 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 43540.571429 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 30631.422500 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 34006.578313 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 34006.578313 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 28218.139466 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 38120.561644 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31211.418219 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 28218.139466 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 38120.561644 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31211.418219 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::total 0.995868 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 35546.178571 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 47223.174603 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 37389.914787 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40892.313253 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40892.313253 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 35546.178571 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 43624.123288 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 37993.024896 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 35546.178571 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 43624.123288 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 37993.024896 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- -- cgit v1.2.3