From 103a4a049cb197cf5597d1640aff5aed500f73f0 Mon Sep 17 00:00:00 2001 From: Andreas Hansson Date: Mon, 24 Sep 2012 18:03:41 -0400 Subject: Regression: Set the clock for twosys-tsunami CPUs This patch merely adds a clock other than the default 1 Tick for the CPUs of both the test system and drive system for the twosys-tsunami regression. The CPU frequency of the driver system is choosed to be twice that of the test system to ensure it is not the bottleneck (although in this case it mostly serves as a demonstration of a two-system setup), --- tests/configs/twosys-tsunami-simple-atomic.py | 2 ++ 1 file changed, 2 insertions(+) (limited to 'tests') diff --git a/tests/configs/twosys-tsunami-simple-atomic.py b/tests/configs/twosys-tsunami-simple-atomic.py index d0c90e135..71b139787 100644 --- a/tests/configs/twosys-tsunami-simple-atomic.py +++ b/tests/configs/twosys-tsunami-simple-atomic.py @@ -38,6 +38,7 @@ test_sys.cpu = AtomicSimpleCPU(cpu_id=0) # create the interrupt controller test_sys.cpu.createInterruptController() test_sys.cpu.connectAllPorts(test_sys.membus) +test_sys.cpu.clock = '2GHz' # In contrast to the other (one-system) Tsunami configurations we do # not have an IO cache but instead rely on an IO bridge for accesses # from masters on the IO bus to the memory bus @@ -51,6 +52,7 @@ drive_sys.cpu = AtomicSimpleCPU(cpu_id=0) # create the interrupt controller drive_sys.cpu.createInterruptController() drive_sys.cpu.connectAllPorts(drive_sys.membus) +drive_sys.cpu.clock = '4GHz' drive_sys.iobridge = Bridge(delay='50ns', ranges = [AddrRange(0, '8GB')]) drive_sys.iobridge.slave = drive_sys.iobus.master drive_sys.iobridge.master = drive_sys.membus.slave -- cgit v1.2.3