---------- Begin Simulation Statistics ---------- sim_seconds 2.852237 # Number of seconds simulated sim_ticks 2852237227000 # Number of ticks simulated final_tick 2852237227000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks host_inst_rate 157725 # Simulator instruction rate (inst/s) host_op_rate 190692 # Simulator op (including micro ops) rate (op/s) host_tick_rate 4039440180 # Simulator tick rate (ticks/s) host_mem_usage 566224 # Number of bytes of host memory used host_seconds 706.10 # Real time elapsed on the host sim_insts 111368950 # Number of instructions simulated sim_ops 134647110 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks system.physmem.bytes_read::cpu.dtb.walker 6208 # Number of bytes read from this memory system.physmem.bytes_read::cpu.itb.walker 128 # Number of bytes read from this memory system.physmem.bytes_read::cpu.inst 10897572 # Number of bytes read from this memory system.physmem.bytes_read::realview.ide 960 # Number of bytes read from this memory system.physmem.bytes_read::total 10904868 # Number of bytes read from this memory system.physmem.bytes_inst_read::cpu.inst 1667392 # Number of instructions bytes read from this memory system.physmem.bytes_inst_read::total 1667392 # Number of instructions bytes read from this memory system.physmem.bytes_written::writebacks 5682816 # Number of bytes written to this memory system.physmem.bytes_written::cpu.inst 17524 # Number of bytes written to this memory system.physmem.bytes_written::realview.ide 2318336 # Number of bytes written to this memory system.physmem.bytes_written::total 8018676 # Number of bytes written to this memory system.physmem.num_reads::cpu.dtb.walker 97 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.itb.walker 2 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.inst 170794 # Number of read requests responded to by this memory system.physmem.num_reads::realview.ide 15 # Number of read requests responded to by this memory system.physmem.num_reads::total 170908 # Number of read requests responded to by this memory system.physmem.num_writes::writebacks 88794 # Number of write requests responded to by this memory system.physmem.num_writes::cpu.inst 4381 # Number of write requests responded to by this memory system.physmem.num_writes::realview.ide 36224 # Number of write requests responded to by this memory system.physmem.num_writes::total 129399 # Number of write requests responded to by this memory system.physmem.bw_read::cpu.dtb.walker 2177 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu.itb.walker 45 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu.inst 3820710 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::realview.ide 337 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::total 3823268 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_inst_read::cpu.inst 584591 # Instruction read bandwidth from this memory (bytes/s) system.physmem.bw_inst_read::total 584591 # Instruction read bandwidth from this memory (bytes/s) system.physmem.bw_write::writebacks 1992407 # Write bandwidth from this memory (bytes/s) system.physmem.bw_write::cpu.inst 6144 # Write bandwidth from this memory (bytes/s) system.physmem.bw_write::realview.ide 812813 # Write bandwidth from this memory (bytes/s) system.physmem.bw_write::total 2811364 # Write bandwidth from this memory (bytes/s) system.physmem.bw_total::writebacks 1992407 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu.dtb.walker 2177 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu.itb.walker 45 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu.inst 3826854 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::realview.ide 813150 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::total 6634632 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 170908 # Number of read requests accepted system.physmem.writeReqs 129399 # Number of write requests accepted system.physmem.readBursts 170908 # Number of DRAM read bursts, including those serviced by the write queue system.physmem.writeBursts 129399 # Number of DRAM write bursts, including those merged in the write queue system.physmem.bytesReadDRAM 10927552 # Total number of bytes read from DRAM system.physmem.bytesReadWrQ 10560 # Total number of bytes read from write queue system.physmem.bytesWritten 8032256 # Total number of bytes written to DRAM system.physmem.bytesReadSys 10904868 # Total read bytes from the system interface side system.physmem.bytesWrittenSys 8018676 # Total written bytes from the system interface side system.physmem.servicedByWrQ 165 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 3869 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 4597 # Number of requests that are neither read nor write system.physmem.perBankRdBursts::0 10514 # Per bank write bursts system.physmem.perBankRdBursts::1 10246 # Per bank write bursts system.physmem.perBankRdBursts::2 10769 # Per bank write bursts system.physmem.perBankRdBursts::3 10552 # Per bank write bursts system.physmem.perBankRdBursts::4 13499 # Per bank write bursts system.physmem.perBankRdBursts::5 10126 # Per bank write bursts system.physmem.perBankRdBursts::6 11178 # Per bank write bursts system.physmem.perBankRdBursts::7 10889 # Per bank write bursts system.physmem.perBankRdBursts::8 10228 # Per bank write bursts system.physmem.perBankRdBursts::9 10887 # Per bank write bursts system.physmem.perBankRdBursts::10 10100 # Per bank write bursts system.physmem.perBankRdBursts::11 9610 # Per bank write bursts system.physmem.perBankRdBursts::12 10315 # Per bank write bursts system.physmem.perBankRdBursts::13 11222 # Per bank write bursts system.physmem.perBankRdBursts::14 10292 # Per bank write bursts system.physmem.perBankRdBursts::15 10316 # Per bank write bursts system.physmem.perBankWrBursts::0 7730 # Per bank write bursts system.physmem.perBankWrBursts::1 7667 # Per bank write bursts system.physmem.perBankWrBursts::2 8410 # Per bank write bursts system.physmem.perBankWrBursts::3 8128 # Per bank write bursts system.physmem.perBankWrBursts::4 7856 # Per bank write bursts system.physmem.perBankWrBursts::5 7340 # Per bank write bursts system.physmem.perBankWrBursts::6 8209 # Per bank write bursts system.physmem.perBankWrBursts::7 8042 # Per bank write bursts system.physmem.perBankWrBursts::8 7786 # Per bank write bursts system.physmem.perBankWrBursts::9 8073 # Per bank write bursts system.physmem.perBankWrBursts::10 7525 # Per bank write bursts system.physmem.perBankWrBursts::11 7421 # Per bank write bursts system.physmem.perBankWrBursts::12 7760 # Per bank write bursts system.physmem.perBankWrBursts::13 8405 # Per bank write bursts system.physmem.perBankWrBursts::14 7549 # Per bank write bursts system.physmem.perBankWrBursts::15 7603 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 1 # Number of times write queue was full causing retry system.physmem.totGap 2852236741500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 541 # Read request sizes (log2) system.physmem.readPktSize::3 14 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) system.physmem.readPktSize::6 170353 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 4381 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 125018 # Write request sizes (log2) system.physmem.rdQLenPdf::0 164527 # What read queue length does an incoming req see system.physmem.rdQLenPdf::1 6169 # What read queue length does an incoming req see system.physmem.rdQLenPdf::2 35 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::8 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::9 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::10 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::11 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::12 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::13 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::14 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::15 1957 # What write queue length does an incoming req see system.physmem.wrQLenPdf::16 2508 # What write queue length does an incoming req see system.physmem.wrQLenPdf::17 6099 # What write queue length does an incoming req see system.physmem.wrQLenPdf::18 6612 # What write queue length does an incoming req see system.physmem.wrQLenPdf::19 6647 # What write queue length does an incoming req see system.physmem.wrQLenPdf::20 7189 # What write queue length does an incoming req see system.physmem.wrQLenPdf::21 7393 # What write queue length does an incoming req see system.physmem.wrQLenPdf::22 7933 # What write queue length does an incoming req see system.physmem.wrQLenPdf::23 8489 # What write queue length does an incoming req see system.physmem.wrQLenPdf::24 9295 # What write queue length does an incoming req see system.physmem.wrQLenPdf::25 8700 # What write queue length does an incoming req see system.physmem.wrQLenPdf::26 8234 # What write queue length does an incoming req see system.physmem.wrQLenPdf::27 7658 # What write queue length does an incoming req see system.physmem.wrQLenPdf::28 7495 # What write queue length does an incoming req see system.physmem.wrQLenPdf::29 6726 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 6543 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 6568 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 6500 # What write queue length does an incoming req see system.physmem.wrQLenPdf::33 212 # What write queue length does an incoming req see system.physmem.wrQLenPdf::34 209 # What write queue length does an incoming req see system.physmem.wrQLenPdf::35 203 # What write queue length does an incoming req see system.physmem.wrQLenPdf::36 177 # What write queue length does an incoming req see system.physmem.wrQLenPdf::37 179 # What write queue length does an incoming req see system.physmem.wrQLenPdf::38 167 # What write queue length does an incoming req see system.physmem.wrQLenPdf::39 174 # What write queue length does an incoming req see system.physmem.wrQLenPdf::40 155 # What write queue length does an incoming req see system.physmem.wrQLenPdf::41 154 # What write queue length does an incoming req see system.physmem.wrQLenPdf::42 127 # What write queue length does an incoming req see system.physmem.wrQLenPdf::43 113 # What write queue length does an incoming req see system.physmem.wrQLenPdf::44 114 # What write queue length does an incoming req see system.physmem.wrQLenPdf::45 125 # What write queue length does an incoming req see system.physmem.wrQLenPdf::46 109 # What write queue length does an incoming req see system.physmem.wrQLenPdf::47 108 # What write queue length does an incoming req see system.physmem.wrQLenPdf::48 102 # What write queue length does an incoming req see system.physmem.wrQLenPdf::49 89 # What write queue length does an incoming req see system.physmem.wrQLenPdf::50 79 # What write queue length does an incoming req see system.physmem.wrQLenPdf::51 51 # What write queue length does an incoming req see system.physmem.wrQLenPdf::52 46 # What write queue length does an incoming req see system.physmem.wrQLenPdf::53 42 # What write queue length does an incoming req see system.physmem.wrQLenPdf::54 39 # What write queue length does an incoming req see system.physmem.wrQLenPdf::55 30 # What write queue length does an incoming req see system.physmem.wrQLenPdf::56 35 # What write queue length does an incoming req see system.physmem.wrQLenPdf::57 26 # What write queue length does an incoming req see system.physmem.wrQLenPdf::58 34 # What write queue length does an incoming req see system.physmem.wrQLenPdf::59 28 # What write queue length does an incoming req see system.physmem.wrQLenPdf::60 20 # What write queue length does an incoming req see system.physmem.wrQLenPdf::61 12 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 7 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 3 # What write queue length does an incoming req see system.physmem.bytesPerActivate::samples 60829 # Bytes accessed per row activation system.physmem.bytesPerActivate::mean 311.689227 # Bytes accessed per row activation system.physmem.bytesPerActivate::gmean 184.313026 # Bytes accessed per row activation system.physmem.bytesPerActivate::stdev 329.369125 # Bytes accessed per row activation system.physmem.bytesPerActivate::0-127 22276 36.62% 36.62% # Bytes accessed per row activation system.physmem.bytesPerActivate::128-255 14416 23.70% 60.32% # Bytes accessed per row activation system.physmem.bytesPerActivate::256-383 6737 11.08% 71.40% # Bytes accessed per row activation system.physmem.bytesPerActivate::384-511 3572 5.87% 77.27% # Bytes accessed per row activation system.physmem.bytesPerActivate::512-639 2597 4.27% 81.54% # Bytes accessed per row activation system.physmem.bytesPerActivate::640-767 1607 2.64% 84.18% # Bytes accessed per row activation system.physmem.bytesPerActivate::768-895 1084 1.78% 85.96% # Bytes accessed per row activation system.physmem.bytesPerActivate::896-1023 1076 1.77% 87.73% # Bytes accessed per row activation system.physmem.bytesPerActivate::1024-1151 7464 12.27% 100.00% # Bytes accessed per row activation system.physmem.bytesPerActivate::total 60829 # Bytes accessed per row activation system.physmem.rdPerTurnAround::samples 6321 # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::mean 27.008859 # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::stdev 576.510415 # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::0-2047 6319 99.97% 99.97% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::2048-4095 1 0.02% 99.98% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::45056-47103 1 0.02% 100.00% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::total 6321 # Reads before turning the bus around for writes system.physmem.wrPerTurnAround::samples 6321 # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::mean 19.855086 # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::gmean 18.377929 # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::stdev 11.560499 # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::16-19 5522 87.36% 87.36% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::20-23 41 0.65% 88.01% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::24-27 34 0.54% 88.55% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::28-31 217 3.43% 91.98% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::32-35 214 3.39% 95.36% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::36-39 10 0.16% 95.52% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::40-43 16 0.25% 95.78% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::44-47 20 0.32% 96.09% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::48-51 24 0.38% 96.47% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::52-55 4 0.06% 96.54% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::56-59 2 0.03% 96.57% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::60-63 2 0.03% 96.60% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::64-67 162 2.56% 99.16% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::68-71 4 0.06% 99.22% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::72-75 5 0.08% 99.30% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::76-79 3 0.05% 99.35% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::80-83 12 0.19% 99.54% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::84-87 1 0.02% 99.56% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::88-91 1 0.02% 99.57% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::96-99 7 0.11% 99.68% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::104-107 2 0.03% 99.72% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::108-111 1 0.02% 99.73% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::112-115 5 0.08% 99.81% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::120-123 2 0.03% 99.84% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::124-127 1 0.02% 99.86% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::128-131 7 0.11% 99.97% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::136-139 1 0.02% 99.98% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::140-143 1 0.02% 100.00% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::total 6321 # Writes before turning the bus around for reads system.physmem.totQLat 1722371500 # Total ticks spent queuing system.physmem.totMemAccLat 4923802750 # Total ticks spent from burst creation until serviced by the DRAM system.physmem.totBusLat 853715000 # Total ticks spent in databus transfers system.physmem.avgQLat 10087.51 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst system.physmem.avgMemAccLat 28837.51 # Average memory access latency per DRAM burst system.physmem.avgRdBW 3.83 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 2.82 # Average achieved write bandwidth in MiByte/s system.physmem.avgRdBWSys 3.82 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 2.81 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.05 # Data bus utilization in percentage system.physmem.busUtilRead 0.03 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.02 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing system.physmem.avgWrQLen 26.39 # Average write queue length when enqueuing system.physmem.readRowHits 140948 # Number of row buffer hits during reads system.physmem.writeRowHits 94469 # Number of row buffer hits during writes system.physmem.readRowHitRate 82.55 # Row buffer hit rate for reads system.physmem.writeRowHitRate 75.26 # Row buffer hit rate for writes system.physmem.avgGap 9497736.45 # Average gap between requests system.physmem.pageHitRate 79.46 # Row buffer hit rate, read and write combined system.physmem.memoryStateTime::IDLE 2712717626000 # Time in different power states system.physmem.memoryStateTime::REF 95242420000 # Time in different power states system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states system.physmem.memoryStateTime::ACT 44277091000 # Time in different power states system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states system.physmem.actEnergy::0 234707760 # Energy for activate commands per rank (pJ) system.physmem.actEnergy::1 225159480 # Energy for activate commands per rank (pJ) system.physmem.preEnergy::0 128064750 # Energy for precharge commands per rank (pJ) system.physmem.preEnergy::1 122854875 # Energy for precharge commands per rank (pJ) system.physmem.readEnergy::0 684629400 # Energy for read commands per rank (pJ) system.physmem.readEnergy::1 647158200 # Energy for read commands per rank (pJ) system.physmem.writeEnergy::0 410715360 # Energy for write commands per rank (pJ) system.physmem.writeEnergy::1 402550560 # Energy for write commands per rank (pJ) system.physmem.refreshEnergy::0 186294173520 # Energy for refresh commands per rank (pJ) system.physmem.refreshEnergy::1 186294173520 # Energy for refresh commands per rank (pJ) system.physmem.actBackEnergy::0 83068916085 # Energy for active background per rank (pJ) system.physmem.actBackEnergy::1 82611072135 # Energy for active background per rank (pJ) system.physmem.preBackEnergy::0 1638474130500 # Energy for precharge background per rank (pJ) system.physmem.preBackEnergy::1 1638875748000 # Energy for precharge background per rank (pJ) system.physmem.totalEnergy::0 1909295337375 # Total energy per rank (pJ) system.physmem.totalEnergy::1 1909178716770 # Total energy per rank (pJ) system.physmem.averagePower::0 669.403001 # Core power per rank (mW) system.physmem.averagePower::1 669.362113 # Core power per rank (mW) system.realview.nvmem.bytes_read::cpu.inst 448 # Number of bytes read from this memory system.realview.nvmem.bytes_read::total 448 # Number of bytes read from this memory system.realview.nvmem.bytes_inst_read::cpu.inst 448 # Number of instructions bytes read from this memory system.realview.nvmem.bytes_inst_read::total 448 # Number of instructions bytes read from this memory system.realview.nvmem.num_reads::cpu.inst 7 # Number of read requests responded to by this memory system.realview.nvmem.num_reads::total 7 # Number of read requests responded to by this memory system.realview.nvmem.bw_read::cpu.inst 157 # Total read bandwidth from this memory (bytes/s) system.realview.nvmem.bw_read::total 157 # Total read bandwidth from this memory (bytes/s) system.realview.nvmem.bw_inst_read::cpu.inst 157 # Instruction read bandwidth from this memory (bytes/s) system.realview.nvmem.bw_inst_read::total 157 # Instruction read bandwidth from this memory (bytes/s) system.realview.nvmem.bw_total::cpu.inst 157 # Total bandwidth to/from this memory (bytes/s) system.realview.nvmem.bw_total::total 157 # Total bandwidth to/from this memory (bytes/s) system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.cf0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). system.cf0.dma_read_txs 1 # Number of DMA read transactions (not PRD). system.cf0.dma_write_full_pages 540 # Number of full page size DMA writes. system.cf0.dma_write_bytes 2318336 # Number of bytes transfered via DMA writes. system.cf0.dma_write_txs 631 # Number of DMA write transactions. system.cpu.branchPred.lookups 30773662 # Number of BP lookups system.cpu.branchPred.condPredicted 16735793 # Number of conditional branches predicted system.cpu.branchPred.condIncorrect 2481146 # Number of conditional branches incorrect system.cpu.branchPred.BTBLookups 18414792 # Number of BTB lookups system.cpu.branchPred.BTBHits 13204104 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. system.cpu.branchPred.BTBHitPct 71.703791 # BTB Hit Percentage system.cpu.branchPred.usedRAS 7765871 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 1476448 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses system.cpu.dtb.inst_hits 0 # ITB inst hits system.cpu.dtb.inst_misses 0 # ITB inst misses system.cpu.dtb.read_hits 24574985 # DTB read hits system.cpu.dtb.read_misses 58557 # DTB read misses system.cpu.dtb.write_hits 19368965 # DTB write hits system.cpu.dtb.write_misses 5915 # DTB write misses system.cpu.dtb.flush_tlb 64 # Number of times complete TLB was flushed system.cpu.dtb.flush_tlb_mva 917 # Number of times TLB was flushed by MVA system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID system.cpu.dtb.flush_entries 4353 # Number of entries that have been flushed from TLB system.cpu.dtb.align_faults 1231 # Number of TLB faults due to alignment restrictions system.cpu.dtb.prefetch_faults 1821 # Number of TLB faults due to prefetch system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu.dtb.perms_faults 755 # Number of TLB faults due to permissions restrictions system.cpu.dtb.read_accesses 24633542 # DTB read accesses system.cpu.dtb.write_accesses 19374880 # DTB write accesses system.cpu.dtb.inst_accesses 0 # ITB inst accesses system.cpu.dtb.hits 43943950 # DTB hits system.cpu.dtb.misses 64472 # DTB misses system.cpu.dtb.accesses 44008422 # DTB accesses system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses system.cpu.itb.inst_hits 57039019 # ITB inst hits system.cpu.itb.inst_misses 5418 # ITB inst misses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.write_hits 0 # DTB write hits system.cpu.itb.write_misses 0 # DTB write misses system.cpu.itb.flush_tlb 64 # Number of times complete TLB was flushed system.cpu.itb.flush_tlb_mva 917 # Number of times TLB was flushed by MVA system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID system.cpu.itb.flush_entries 2981 # Number of entries that have been flushed from TLB system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu.itb.perms_faults 8633 # Number of TLB faults due to permissions restrictions system.cpu.itb.read_accesses 0 # DTB read accesses system.cpu.itb.write_accesses 0 # DTB write accesses system.cpu.itb.inst_accesses 57044437 # ITB inst accesses system.cpu.itb.hits 57039019 # DTB hits system.cpu.itb.misses 5418 # DTB misses system.cpu.itb.accesses 57044437 # DTB accesses system.cpu.numCycles 313379229 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 111368950 # Number of instructions committed system.cpu.committedOps 134647110 # Number of ops (including micro ops) committed system.cpu.discardedOps 7900477 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 3035 # Number of times Execute suspended instruction fetching system.cpu.quiesceCycles 5391141904 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt system.cpu.cpi 2.813883 # CPI: cycles per instruction system.cpu.ipc 0.355381 # IPC: instructions per cycle system.cpu.kern.inst.arm 0 # number of arm instructions executed system.cpu.kern.inst.quiesce 3035 # number of quiesce instructions executed system.cpu.tickCycles 224160135 # Number of cycles that the object actually ticked system.cpu.idleCycles 89219094 # Total number of cycles that the object has spent stopped system.cpu.dcache.tags.replacements 841413 # number of replacements system.cpu.dcache.tags.tagsinuse 511.953450 # Cycle average of tags in use system.cpu.dcache.tags.total_refs 42452187 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 841925 # Sample count of references to valid blocks. system.cpu.dcache.tags.avg_refs 50.422766 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 279721250 # Cycle when the warmup percentage was hit. system.cpu.dcache.tags.occ_blocks::cpu.inst 511.953450 # Average occupied blocks per requestor system.cpu.dcache.tags.occ_percent::cpu.inst 0.999909 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_percent::total 0.999909 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 96 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 357 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::2 59 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id system.cpu.dcache.tags.tag_accesses 175172385 # Number of tag accesses system.cpu.dcache.tags.data_accesses 175172385 # Number of data accesses system.cpu.dcache.ReadReq_hits::cpu.inst 23318882 # number of ReadReq hits system.cpu.dcache.ReadReq_hits::total 23318882 # number of ReadReq hits system.cpu.dcache.WriteReq_hits::cpu.inst 18212211 # number of WriteReq hits system.cpu.dcache.WriteReq_hits::total 18212211 # number of WriteReq hits system.cpu.dcache.LoadLockedReq_hits::cpu.inst 457846 # number of LoadLockedReq hits system.cpu.dcache.LoadLockedReq_hits::total 457846 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.inst 460333 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 460333 # number of StoreCondReq hits system.cpu.dcache.demand_hits::cpu.inst 41531093 # number of demand (read+write) hits system.cpu.dcache.demand_hits::total 41531093 # number of demand (read+write) hits system.cpu.dcache.overall_hits::cpu.inst 41531093 # number of overall hits system.cpu.dcache.overall_hits::total 41531093 # number of overall hits system.cpu.dcache.ReadReq_misses::cpu.inst 583694 # number of ReadReq misses system.cpu.dcache.ReadReq_misses::total 583694 # number of ReadReq misses system.cpu.dcache.WriteReq_misses::cpu.inst 541327 # number of WriteReq misses system.cpu.dcache.WriteReq_misses::total 541327 # number of WriteReq misses system.cpu.dcache.LoadLockedReq_misses::cpu.inst 8314 # number of LoadLockedReq misses system.cpu.dcache.LoadLockedReq_misses::total 8314 # number of LoadLockedReq misses system.cpu.dcache.StoreCondReq_misses::cpu.inst 2 # number of StoreCondReq misses system.cpu.dcache.StoreCondReq_misses::total 2 # number of StoreCondReq misses system.cpu.dcache.demand_misses::cpu.inst 1125021 # number of demand (read+write) misses system.cpu.dcache.demand_misses::total 1125021 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.inst 1125021 # number of overall misses system.cpu.dcache.overall_misses::total 1125021 # number of overall misses system.cpu.dcache.ReadReq_miss_latency::cpu.inst 8654598086 # number of ReadReq miss cycles system.cpu.dcache.ReadReq_miss_latency::total 8654598086 # number of ReadReq miss cycles system.cpu.dcache.WriteReq_miss_latency::cpu.inst 21588798306 # number of WriteReq miss cycles system.cpu.dcache.WriteReq_miss_latency::total 21588798306 # number of WriteReq miss cycles system.cpu.dcache.LoadLockedReq_miss_latency::cpu.inst 117927750 # number of LoadLockedReq miss cycles system.cpu.dcache.LoadLockedReq_miss_latency::total 117927750 # number of LoadLockedReq miss cycles system.cpu.dcache.StoreCondReq_miss_latency::cpu.inst 52502 # number of StoreCondReq miss cycles system.cpu.dcache.StoreCondReq_miss_latency::total 52502 # number of StoreCondReq miss cycles system.cpu.dcache.demand_miss_latency::cpu.inst 30243396392 # number of demand (read+write) miss cycles system.cpu.dcache.demand_miss_latency::total 30243396392 # number of demand (read+write) miss cycles system.cpu.dcache.overall_miss_latency::cpu.inst 30243396392 # number of overall miss cycles system.cpu.dcache.overall_miss_latency::total 30243396392 # number of overall miss cycles system.cpu.dcache.ReadReq_accesses::cpu.inst 23902576 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_accesses::total 23902576 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.inst 18753538 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 18753538 # number of WriteReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::cpu.inst 466160 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::total 466160 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.inst 460335 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 460335 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.demand_accesses::cpu.inst 42656114 # number of demand (read+write) accesses system.cpu.dcache.demand_accesses::total 42656114 # number of demand (read+write) accesses system.cpu.dcache.overall_accesses::cpu.inst 42656114 # number of overall (read+write) accesses system.cpu.dcache.overall_accesses::total 42656114 # number of overall (read+write) accesses system.cpu.dcache.ReadReq_miss_rate::cpu.inst 0.024420 # miss rate for ReadReq accesses system.cpu.dcache.ReadReq_miss_rate::total 0.024420 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.inst 0.028865 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.028865 # miss rate for WriteReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::cpu.inst 0.017835 # miss rate for LoadLockedReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::total 0.017835 # miss rate for LoadLockedReq accesses system.cpu.dcache.StoreCondReq_miss_rate::cpu.inst 0.000004 # miss rate for StoreCondReq accesses system.cpu.dcache.StoreCondReq_miss_rate::total 0.000004 # miss rate for StoreCondReq accesses system.cpu.dcache.demand_miss_rate::cpu.inst 0.026374 # miss rate for demand accesses system.cpu.dcache.demand_miss_rate::total 0.026374 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.inst 0.026374 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.026374 # miss rate for overall accesses system.cpu.dcache.ReadReq_avg_miss_latency::cpu.inst 14827.286362 # average ReadReq miss latency system.cpu.dcache.ReadReq_avg_miss_latency::total 14827.286362 # average ReadReq miss latency system.cpu.dcache.WriteReq_avg_miss_latency::cpu.inst 39881.251639 # average WriteReq miss latency system.cpu.dcache.WriteReq_avg_miss_latency::total 39881.251639 # average WriteReq miss latency system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.inst 14184.237431 # average LoadLockedReq miss latency system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14184.237431 # average LoadLockedReq miss latency system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.inst 26251 # average StoreCondReq miss latency system.cpu.dcache.StoreCondReq_avg_miss_latency::total 26251 # average StoreCondReq miss latency system.cpu.dcache.demand_avg_miss_latency::cpu.inst 26882.517208 # average overall miss latency system.cpu.dcache.demand_avg_miss_latency::total 26882.517208 # average overall miss latency system.cpu.dcache.overall_avg_miss_latency::cpu.inst 26882.517208 # average overall miss latency system.cpu.dcache.overall_avg_miss_latency::total 26882.517208 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed system.cpu.dcache.writebacks::writebacks 697938 # number of writebacks system.cpu.dcache.writebacks::total 697938 # number of writebacks system.cpu.dcache.ReadReq_mshr_hits::cpu.inst 45858 # number of ReadReq MSHR hits system.cpu.dcache.ReadReq_mshr_hits::total 45858 # number of ReadReq MSHR hits system.cpu.dcache.WriteReq_mshr_hits::cpu.inst 242707 # number of WriteReq MSHR hits system.cpu.dcache.WriteReq_mshr_hits::total 242707 # number of WriteReq MSHR hits system.cpu.dcache.demand_mshr_hits::cpu.inst 288565 # number of demand (read+write) MSHR hits system.cpu.dcache.demand_mshr_hits::total 288565 # number of demand (read+write) MSHR hits system.cpu.dcache.overall_mshr_hits::cpu.inst 288565 # number of overall MSHR hits system.cpu.dcache.overall_mshr_hits::total 288565 # number of overall MSHR hits system.cpu.dcache.ReadReq_mshr_misses::cpu.inst 537836 # number of ReadReq MSHR misses system.cpu.dcache.ReadReq_mshr_misses::total 537836 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.inst 298620 # number of WriteReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::total 298620 # number of WriteReq MSHR misses system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.inst 8314 # number of LoadLockedReq MSHR misses system.cpu.dcache.LoadLockedReq_mshr_misses::total 8314 # number of LoadLockedReq MSHR misses system.cpu.dcache.StoreCondReq_mshr_misses::cpu.inst 2 # number of StoreCondReq MSHR misses system.cpu.dcache.StoreCondReq_mshr_misses::total 2 # number of StoreCondReq MSHR misses system.cpu.dcache.demand_mshr_misses::cpu.inst 836456 # number of demand (read+write) MSHR misses system.cpu.dcache.demand_mshr_misses::total 836456 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.inst 836456 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 836456 # number of overall MSHR misses system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.inst 6884995145 # number of ReadReq MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_latency::total 6884995145 # number of ReadReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.inst 11268709155 # number of WriteReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_latency::total 11268709155 # number of WriteReq MSHR miss cycles system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.inst 101270250 # number of LoadLockedReq MSHR miss cycles system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 101270250 # number of LoadLockedReq MSHR miss cycles system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.inst 48498 # number of StoreCondReq MSHR miss cycles system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 48498 # number of StoreCondReq MSHR miss cycles system.cpu.dcache.demand_mshr_miss_latency::cpu.inst 18153704300 # number of demand (read+write) MSHR miss cycles system.cpu.dcache.demand_mshr_miss_latency::total 18153704300 # number of demand (read+write) MSHR miss cycles system.cpu.dcache.overall_mshr_miss_latency::cpu.inst 18153704300 # number of overall MSHR miss cycles system.cpu.dcache.overall_mshr_miss_latency::total 18153704300 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.inst 5790985000 # number of ReadReq MSHR uncacheable cycles system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 5790985000 # number of ReadReq MSHR uncacheable cycles system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.inst 4439182000 # number of WriteReq MSHR uncacheable cycles system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 4439182000 # number of WriteReq MSHR uncacheable cycles system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.inst 10230167000 # number of overall MSHR uncacheable cycles system.cpu.dcache.overall_mshr_uncacheable_latency::total 10230167000 # number of overall MSHR uncacheable cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.inst 0.022501 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.022501 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.inst 0.015923 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.015923 # mshr miss rate for WriteReq accesses system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.inst 0.017835 # mshr miss rate for LoadLockedReq accesses system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.017835 # mshr miss rate for LoadLockedReq accesses system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.inst 0.000004 # mshr miss rate for StoreCondReq accesses system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000004 # mshr miss rate for StoreCondReq accesses system.cpu.dcache.demand_mshr_miss_rate::cpu.inst 0.019609 # mshr miss rate for demand accesses system.cpu.dcache.demand_mshr_miss_rate::total 0.019609 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.inst 0.019609 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.019609 # mshr miss rate for overall accesses system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.inst 12801.290998 # average ReadReq mshr miss latency system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12801.290998 # average ReadReq mshr miss latency system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.inst 37735.949216 # average WriteReq mshr miss latency system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37735.949216 # average WriteReq mshr miss latency system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.inst 12180.689199 # average LoadLockedReq mshr miss latency system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12180.689199 # average LoadLockedReq mshr miss latency system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.inst 24249 # average StoreCondReq mshr miss latency system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 24249 # average StoreCondReq mshr miss latency system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.inst 21703.119232 # average overall mshr miss latency system.cpu.dcache.demand_avg_mshr_miss_latency::total 21703.119232 # average overall mshr miss latency system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.inst 21703.119232 # average overall mshr miss latency system.cpu.dcache.overall_avg_mshr_miss_latency::total 21703.119232 # average overall mshr miss latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.inst inf # average WriteReq mshr uncacheable latency system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.icache.tags.replacements 2897611 # number of replacements system.cpu.icache.tags.tagsinuse 511.427780 # Cycle average of tags in use system.cpu.icache.tags.total_refs 54131846 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 2898123 # Sample count of references to valid blocks. system.cpu.icache.tags.avg_refs 18.678243 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 15213015250 # Cycle when the warmup percentage was hit. system.cpu.icache.tags.occ_blocks::cpu.inst 511.427780 # Average occupied blocks per requestor system.cpu.icache.tags.occ_percent::cpu.inst 0.998882 # Average percentage of cache occupancy system.cpu.icache.tags.occ_percent::total 0.998882 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 106 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 207 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::2 199 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id system.cpu.icache.tags.tag_accesses 59928115 # Number of tag accesses system.cpu.icache.tags.data_accesses 59928115 # Number of data accesses system.cpu.icache.ReadReq_hits::cpu.inst 54131846 # number of ReadReq hits system.cpu.icache.ReadReq_hits::total 54131846 # number of ReadReq hits system.cpu.icache.demand_hits::cpu.inst 54131846 # number of demand (read+write) hits system.cpu.icache.demand_hits::total 54131846 # number of demand (read+write) hits system.cpu.icache.overall_hits::cpu.inst 54131846 # number of overall hits system.cpu.icache.overall_hits::total 54131846 # number of overall hits system.cpu.icache.ReadReq_misses::cpu.inst 2898135 # number of ReadReq misses system.cpu.icache.ReadReq_misses::total 2898135 # number of ReadReq misses system.cpu.icache.demand_misses::cpu.inst 2898135 # number of demand (read+write) misses system.cpu.icache.demand_misses::total 2898135 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 2898135 # number of overall misses system.cpu.icache.overall_misses::total 2898135 # number of overall misses system.cpu.icache.ReadReq_miss_latency::cpu.inst 39145708027 # number of ReadReq miss cycles system.cpu.icache.ReadReq_miss_latency::total 39145708027 # number of ReadReq miss cycles system.cpu.icache.demand_miss_latency::cpu.inst 39145708027 # number of demand (read+write) miss cycles system.cpu.icache.demand_miss_latency::total 39145708027 # number of demand (read+write) miss cycles system.cpu.icache.overall_miss_latency::cpu.inst 39145708027 # number of overall miss cycles system.cpu.icache.overall_miss_latency::total 39145708027 # number of overall miss cycles system.cpu.icache.ReadReq_accesses::cpu.inst 57029981 # number of ReadReq accesses(hits+misses) system.cpu.icache.ReadReq_accesses::total 57029981 # number of ReadReq accesses(hits+misses) system.cpu.icache.demand_accesses::cpu.inst 57029981 # number of demand (read+write) accesses system.cpu.icache.demand_accesses::total 57029981 # number of demand (read+write) accesses system.cpu.icache.overall_accesses::cpu.inst 57029981 # number of overall (read+write) accesses system.cpu.icache.overall_accesses::total 57029981 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.050818 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.050818 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.050818 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.050818 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.050818 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.050818 # miss rate for overall accesses system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13507.206540 # average ReadReq miss latency system.cpu.icache.ReadReq_avg_miss_latency::total 13507.206540 # average ReadReq miss latency system.cpu.icache.demand_avg_miss_latency::cpu.inst 13507.206540 # average overall miss latency system.cpu.icache.demand_avg_miss_latency::total 13507.206540 # average overall miss latency system.cpu.icache.overall_avg_miss_latency::cpu.inst 13507.206540 # average overall miss latency system.cpu.icache.overall_avg_miss_latency::total 13507.206540 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed system.cpu.icache.ReadReq_mshr_misses::cpu.inst 2898135 # number of ReadReq MSHR misses system.cpu.icache.ReadReq_mshr_misses::total 2898135 # number of ReadReq MSHR misses system.cpu.icache.demand_mshr_misses::cpu.inst 2898135 # number of demand (read+write) MSHR misses system.cpu.icache.demand_mshr_misses::total 2898135 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 2898135 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 2898135 # number of overall MSHR misses system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 33339952973 # number of ReadReq MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_latency::total 33339952973 # number of ReadReq MSHR miss cycles system.cpu.icache.demand_mshr_miss_latency::cpu.inst 33339952973 # number of demand (read+write) MSHR miss cycles system.cpu.icache.demand_mshr_miss_latency::total 33339952973 # number of demand (read+write) MSHR miss cycles system.cpu.icache.overall_mshr_miss_latency::cpu.inst 33339952973 # number of overall MSHR miss cycles system.cpu.icache.overall_mshr_miss_latency::total 33339952973 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 222062750 # number of ReadReq MSHR uncacheable cycles system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 222062750 # number of ReadReq MSHR uncacheable cycles system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 222062750 # number of overall MSHR uncacheable cycles system.cpu.icache.overall_mshr_uncacheable_latency::total 222062750 # number of overall MSHR uncacheable cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.050818 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.050818 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.050818 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.050818 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.050818 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.050818 # mshr miss rate for overall accesses system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11503.933727 # average ReadReq mshr miss latency system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11503.933727 # average ReadReq mshr miss latency system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11503.933727 # average overall mshr miss latency system.cpu.icache.demand_avg_mshr_miss_latency::total 11503.933727 # average overall mshr miss latency system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11503.933727 # average overall mshr miss latency system.cpu.icache.overall_avg_mshr_miss_latency::total 11503.933727 # average overall mshr miss latency system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency system.cpu.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 97521 # number of replacements system.cpu.l2cache.tags.tagsinuse 65074.207270 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 4042767 # Total number of references to valid blocks. system.cpu.l2cache.tags.sampled_refs 162784 # Sample count of references to valid blocks. system.cpu.l2cache.tags.avg_refs 24.835162 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 93462601500 # Cycle when the warmup percentage was hit. system.cpu.l2cache.tags.occ_blocks::writebacks 47538.276045 # Average occupied blocks per requestor system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 53.278527 # Average occupied blocks per requestor system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 0.000399 # Average occupied blocks per requestor system.cpu.l2cache.tags.occ_blocks::cpu.inst 17482.652299 # Average occupied blocks per requestor system.cpu.l2cache.tags.occ_percent::writebacks 0.725377 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.000813 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.000000 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.inst 0.266764 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::total 0.992954 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1023 40 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_blocks::1024 65223 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1023::4 40 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 33 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 95 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::2 2327 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::3 6958 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::4 55810 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1023 0.000610 # Percentage of cache occupancy per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.995224 # Percentage of cache occupancy per task id system.cpu.l2cache.tags.tag_accesses 36581031 # Number of tag accesses system.cpu.l2cache.tags.data_accesses 36581031 # Number of data accesses system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 69052 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 4779 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::cpu.inst 3406716 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::total 3480547 # number of ReadReq hits system.cpu.l2cache.Writeback_hits::writebacks 697938 # number of Writeback hits system.cpu.l2cache.Writeback_hits::total 697938 # number of Writeback hits system.cpu.l2cache.UpgradeReq_hits::cpu.inst 45 # number of UpgradeReq hits system.cpu.l2cache.UpgradeReq_hits::total 45 # number of UpgradeReq hits system.cpu.l2cache.ReadExReq_hits::cpu.inst 164104 # number of ReadExReq hits system.cpu.l2cache.ReadExReq_hits::total 164104 # number of ReadExReq hits system.cpu.l2cache.demand_hits::cpu.dtb.walker 69052 # number of demand (read+write) hits system.cpu.l2cache.demand_hits::cpu.itb.walker 4779 # number of demand (read+write) hits system.cpu.l2cache.demand_hits::cpu.inst 3570820 # number of demand (read+write) hits system.cpu.l2cache.demand_hits::total 3644651 # number of demand (read+write) hits system.cpu.l2cache.overall_hits::cpu.dtb.walker 69052 # number of overall hits system.cpu.l2cache.overall_hits::cpu.itb.walker 4779 # number of overall hits system.cpu.l2cache.overall_hits::cpu.inst 3570820 # number of overall hits system.cpu.l2cache.overall_hits::total 3644651 # number of overall hits system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 97 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 2 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::cpu.inst 37533 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::total 37632 # number of ReadReq misses system.cpu.l2cache.UpgradeReq_misses::cpu.inst 2776 # number of UpgradeReq misses system.cpu.l2cache.UpgradeReq_misses::total 2776 # number of UpgradeReq misses system.cpu.l2cache.SCUpgradeReq_misses::cpu.inst 2 # number of SCUpgradeReq misses system.cpu.l2cache.SCUpgradeReq_misses::total 2 # number of SCUpgradeReq misses system.cpu.l2cache.ReadExReq_misses::cpu.inst 131700 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 131700 # number of ReadExReq misses system.cpu.l2cache.demand_misses::cpu.dtb.walker 97 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.itb.walker 2 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.inst 169233 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::total 169332 # number of demand (read+write) misses system.cpu.l2cache.overall_misses::cpu.dtb.walker 97 # number of overall misses system.cpu.l2cache.overall_misses::cpu.itb.walker 2 # number of overall misses system.cpu.l2cache.overall_misses::cpu.inst 169233 # number of overall misses system.cpu.l2cache.overall_misses::total 169332 # number of overall misses system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 7518750 # number of ReadReq miss cycles system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 149000 # number of ReadReq miss cycles system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 2779279750 # number of ReadReq miss cycles system.cpu.l2cache.ReadReq_miss_latency::total 2786947500 # number of ReadReq miss cycles system.cpu.l2cache.UpgradeReq_miss_latency::cpu.inst 1021956 # number of UpgradeReq miss cycles system.cpu.l2cache.UpgradeReq_miss_latency::total 1021956 # number of UpgradeReq miss cycles system.cpu.l2cache.SCUpgradeReq_miss_latency::cpu.inst 46498 # number of SCUpgradeReq miss cycles system.cpu.l2cache.SCUpgradeReq_miss_latency::total 46498 # number of SCUpgradeReq miss cycles system.cpu.l2cache.ReadExReq_miss_latency::cpu.inst 9264906431 # number of ReadExReq miss cycles system.cpu.l2cache.ReadExReq_miss_latency::total 9264906431 # number of ReadExReq miss cycles system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 7518750 # number of demand (read+write) miss cycles system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 149000 # number of demand (read+write) miss cycles system.cpu.l2cache.demand_miss_latency::cpu.inst 12044186181 # number of demand (read+write) miss cycles system.cpu.l2cache.demand_miss_latency::total 12051853931 # number of demand (read+write) miss cycles system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 7518750 # number of overall miss cycles system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 149000 # number of overall miss cycles system.cpu.l2cache.overall_miss_latency::cpu.inst 12044186181 # number of overall miss cycles system.cpu.l2cache.overall_miss_latency::total 12051853931 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 69149 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 4781 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.inst 3444249 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 3518179 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.Writeback_accesses::writebacks 697938 # number of Writeback accesses(hits+misses) system.cpu.l2cache.Writeback_accesses::total 697938 # number of Writeback accesses(hits+misses) system.cpu.l2cache.UpgradeReq_accesses::cpu.inst 2821 # number of UpgradeReq accesses(hits+misses) system.cpu.l2cache.UpgradeReq_accesses::total 2821 # number of UpgradeReq accesses(hits+misses) system.cpu.l2cache.SCUpgradeReq_accesses::cpu.inst 2 # number of SCUpgradeReq accesses(hits+misses) system.cpu.l2cache.SCUpgradeReq_accesses::total 2 # number of SCUpgradeReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.inst 295804 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 295804 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.demand_accesses::cpu.dtb.walker 69149 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::cpu.itb.walker 4781 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::cpu.inst 3740053 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::total 3813983 # number of demand (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.dtb.walker 69149 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.itb.walker 4781 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.inst 3740053 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::total 3813983 # number of overall (read+write) accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.001403 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000418 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.010897 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::total 0.010696 # miss rate for ReadReq accesses system.cpu.l2cache.UpgradeReq_miss_rate::cpu.inst 0.984048 # miss rate for UpgradeReq accesses system.cpu.l2cache.UpgradeReq_miss_rate::total 0.984048 # miss rate for UpgradeReq accesses system.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.inst 1 # miss rate for SCUpgradeReq accesses system.cpu.l2cache.SCUpgradeReq_miss_rate::total 1 # miss rate for SCUpgradeReq accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.inst 0.445227 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 0.445227 # miss rate for ReadExReq accesses system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.001403 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000418 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.inst 0.045249 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::total 0.044398 # miss rate for demand accesses system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.001403 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000418 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.inst 0.045249 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.044398 # miss rate for overall accesses system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 77512.886598 # average ReadReq miss latency system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 74500 # average ReadReq miss latency system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 74048.963579 # average ReadReq miss latency system.cpu.l2cache.ReadReq_avg_miss_latency::total 74057.916135 # average ReadReq miss latency system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.inst 368.139769 # average UpgradeReq miss latency system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 368.139769 # average UpgradeReq miss latency system.cpu.l2cache.SCUpgradeReq_avg_miss_latency::cpu.inst 23249 # average SCUpgradeReq miss latency system.cpu.l2cache.SCUpgradeReq_avg_miss_latency::total 23249 # average SCUpgradeReq miss latency system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.inst 70348.568193 # average ReadExReq miss latency system.cpu.l2cache.ReadExReq_avg_miss_latency::total 70348.568193 # average ReadExReq miss latency system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 77512.886598 # average overall miss latency system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 74500 # average overall miss latency system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 71169.252929 # average overall miss latency system.cpu.l2cache.demand_avg_miss_latency::total 71172.926151 # average overall miss latency system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 77512.886598 # average overall miss latency system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 74500 # average overall miss latency system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 71169.252929 # average overall miss latency system.cpu.l2cache.overall_avg_miss_latency::total 71172.926151 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed system.cpu.l2cache.writebacks::writebacks 88794 # number of writebacks system.cpu.l2cache.writebacks::total 88794 # number of writebacks system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 168 # number of ReadReq MSHR hits system.cpu.l2cache.ReadReq_mshr_hits::total 168 # number of ReadReq MSHR hits system.cpu.l2cache.demand_mshr_hits::cpu.inst 168 # number of demand (read+write) MSHR hits system.cpu.l2cache.demand_mshr_hits::total 168 # number of demand (read+write) MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.inst 168 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::total 168 # number of overall MSHR hits system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 97 # number of ReadReq MSHR misses system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 2 # number of ReadReq MSHR misses system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 37365 # number of ReadReq MSHR misses system.cpu.l2cache.ReadReq_mshr_misses::total 37464 # number of ReadReq MSHR misses system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.inst 2776 # number of UpgradeReq MSHR misses system.cpu.l2cache.UpgradeReq_mshr_misses::total 2776 # number of UpgradeReq MSHR misses system.cpu.l2cache.SCUpgradeReq_mshr_misses::cpu.inst 2 # number of SCUpgradeReq MSHR misses system.cpu.l2cache.SCUpgradeReq_mshr_misses::total 2 # number of SCUpgradeReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.inst 131700 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 131700 # number of ReadExReq MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 97 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 2 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.inst 169065 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::total 169164 # number of demand (read+write) MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 97 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 2 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.inst 169065 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 169164 # number of overall MSHR misses system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 6323250 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 125000 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 2300603500 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_latency::total 2307051750 # number of ReadReq MSHR miss cycles system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.inst 27795276 # number of UpgradeReq MSHR miss cycles system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 27795276 # number of UpgradeReq MSHR miss cycles system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::cpu.inst 20002 # number of SCUpgradeReq MSHR miss cycles system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::total 20002 # number of SCUpgradeReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.inst 7582295069 # number of ReadExReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 7582295069 # number of ReadExReq MSHR miss cycles system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 6323250 # number of demand (read+write) MSHR miss cycles system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 125000 # number of demand (read+write) MSHR miss cycles system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 9882898569 # number of demand (read+write) MSHR miss cycles system.cpu.l2cache.demand_mshr_miss_latency::total 9889346819 # number of demand (read+write) MSHR miss cycles system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 6323250 # number of overall MSHR miss cycles system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 125000 # number of overall MSHR miss cycles system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 9882898569 # number of overall MSHR miss cycles system.cpu.l2cache.overall_mshr_miss_latency::total 9889346819 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 5545290750 # number of ReadReq MSHR uncacheable cycles system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 5545290750 # number of ReadReq MSHR uncacheable cycles system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.inst 4106643000 # number of WriteReq MSHR uncacheable cycles system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 4106643000 # number of WriteReq MSHR uncacheable cycles system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 9651933750 # number of overall MSHR uncacheable cycles system.cpu.l2cache.overall_mshr_uncacheable_latency::total 9651933750 # number of overall MSHR uncacheable cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.001403 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000418 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.010849 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.010649 # mshr miss rate for ReadReq accesses system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.inst 0.984048 # mshr miss rate for UpgradeReq accesses system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.984048 # mshr miss rate for UpgradeReq accesses system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for SCUpgradeReq accesses system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.inst 0.445227 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.445227 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.001403 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000418 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.045204 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::total 0.044354 # mshr miss rate for demand accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.001403 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000418 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.045204 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.044354 # mshr miss rate for overall accesses system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 65188.144330 # average ReadReq mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 62500 # average ReadReq mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 61571.082564 # average ReadReq mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 61580.497277 # average ReadReq mshr miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.inst 10012.707493 # average UpgradeReq mshr miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10012.707493 # average UpgradeReq mshr miss latency system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu.inst 10001 # average SCUpgradeReq mshr miss latency system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 10001 # average SCUpgradeReq mshr miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.inst 57572.475847 # average ReadExReq mshr miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 57572.475847 # average ReadExReq mshr miss latency system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 65188.144330 # average overall mshr miss latency system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 62500 # average overall mshr miss latency system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 58456.206601 # average overall mshr miss latency system.cpu.l2cache.demand_avg_mshr_miss_latency::total 58460.114557 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 65188.144330 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 62500 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 58456.206601 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_miss_latency::total 58460.114557 # average overall mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.inst inf # average WriteReq mshr uncacheable latency system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.toL2Bus.trans_dist::ReadReq 3576313 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadResp 3576217 # Transaction distribution system.cpu.toL2Bus.trans_dist::WriteReq 27607 # Transaction distribution system.cpu.toL2Bus.trans_dist::WriteResp 27607 # Transaction distribution system.cpu.toL2Bus.trans_dist::Writeback 697938 # Transaction distribution system.cpu.toL2Bus.trans_dist::WriteInvalidateReq 36225 # Transaction distribution system.cpu.toL2Bus.trans_dist::UpgradeReq 2821 # Transaction distribution system.cpu.toL2Bus.trans_dist::SCUpgradeReq 2 # Transaction distribution system.cpu.toL2Bus.trans_dist::UpgradeResp 2823 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 295804 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 295804 # Transaction distribution system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 5802238 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 2505111 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 15298 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 156293 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count::total 8478940 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 185670592 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 98744797 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 19124 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 276596 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.pkt_size::total 284711109 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.snoops 60360 # Total snoops (count) system.cpu.toL2Bus.snoop_fanout::samples 4574965 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::mean 5.007969 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::stdev 0.088914 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::3 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::4 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::5 4538506 99.20% 99.20% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::6 36459 0.80% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 5 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 6 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::total 4574965 # Request fanout histogram system.cpu.toL2Bus.reqLayer0.occupancy 3011909666 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) system.cpu.toL2Bus.snoopLayer0.occupancy 208500 # Layer occupancy (ticks) system.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) system.cpu.toL2Bus.respLayer0.occupancy 4357140777 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.2 # Layer utilization (%) system.cpu.toL2Bus.respLayer1.occupancy 1340495452 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) system.cpu.toL2Bus.respLayer2.occupancy 10517000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) system.cpu.toL2Bus.respLayer3.occupancy 87146500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) system.iobus.trans_dist::ReadReq 30195 # Transaction distribution system.iobus.trans_dist::ReadResp 30195 # Transaction distribution system.iobus.trans_dist::WriteReq 59038 # Transaction distribution system.iobus.trans_dist::WriteResp 59038 # Transaction distribution system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 54242 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 116 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 34 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 20 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio 124 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio 850 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 32 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 76 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio 16 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.lan_fake.pio 4 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.usb_fake.pio 10 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio 16 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 7244 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf 210 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 42268 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf 164 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio 60 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::total 105550 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 72916 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.realview.ide.dma::total 72916 # Packet count per connected master and slave (bytes) system.iobus.pkt_count::total 178466 # Packet count per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 67959 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 232 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 68 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 40 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio 86 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio 449 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 64 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 152 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.aaci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.lan_fake.pio 8 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.usb_fake.pio 20 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 4753 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf 265 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 84536 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf 253 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::total 159197 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 2321104 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.realview.ide.dma::total 2321104 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size::total 2480301 # Cumulative packet size per connected master and slave (bytes) system.iobus.reqLayer0.occupancy 38529000 # Layer occupancy (ticks) system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer1.occupancy 85000 # Layer occupancy (ticks) system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer2.occupancy 26000 # Layer occupancy (ticks) system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer3.occupancy 12000 # Layer occupancy (ticks) system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer6.occupancy 74000 # Layer occupancy (ticks) system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer7.occupancy 506000 # Layer occupancy (ticks) system.iobus.reqLayer7.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer10.occupancy 17000 # Layer occupancy (ticks) system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer13.occupancy 8000 # Layer occupancy (ticks) system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer14.occupancy 8000 # Layer occupancy (ticks) system.iobus.reqLayer14.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer15.occupancy 8000 # Layer occupancy (ticks) system.iobus.reqLayer15.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer16.occupancy 40000 # Layer occupancy (ticks) system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer17.occupancy 8000 # Layer occupancy (ticks) system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer18.occupancy 8000 # Layer occupancy (ticks) system.iobus.reqLayer18.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer19.occupancy 2000 # Layer occupancy (ticks) system.iobus.reqLayer19.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer20.occupancy 8000 # Layer occupancy (ticks) system.iobus.reqLayer20.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer21.occupancy 8000 # Layer occupancy (ticks) system.iobus.reqLayer21.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer23.occupancy 5287000 # Layer occupancy (ticks) system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer24.occupancy 143000 # Layer occupancy (ticks) system.iobus.reqLayer24.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer25.occupancy 30680000 # Layer occupancy (ticks) system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer26.occupancy 102000 # Layer occupancy (ticks) system.iobus.reqLayer26.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer27.occupancy 326584349 # Layer occupancy (ticks) system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer28.occupancy 30000 # Layer occupancy (ticks) system.iobus.reqLayer28.utilization 0.0 # Layer utilization (%) system.iobus.respLayer0.occupancy 82736000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) system.iobus.respLayer3.occupancy 36804753 # Layer occupancy (ticks) system.iobus.respLayer3.utilization 0.0 # Layer utilization (%) system.iocache.tags.replacements 36424 # number of replacements system.iocache.tags.tagsinuse 1.031563 # Cycle average of tags in use system.iocache.tags.total_refs 0 # Total number of references to valid blocks. system.iocache.tags.sampled_refs 36440 # Sample count of references to valid blocks. system.iocache.tags.avg_refs 0 # Average number of references to valid blocks. system.iocache.tags.warmup_cycle 269946820000 # Cycle when the warmup percentage was hit. system.iocache.tags.occ_blocks::realview.ide 1.031563 # Average occupied blocks per requestor system.iocache.tags.occ_percent::realview.ide 0.064473 # Average percentage of cache occupancy system.iocache.tags.occ_percent::total 0.064473 # Average percentage of cache occupancy system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id system.iocache.tags.tag_accesses 328122 # Number of tag accesses system.iocache.tags.data_accesses 328122 # Number of data accesses system.iocache.WriteInvalidateReq_hits::realview.ide 36224 # number of WriteInvalidateReq hits system.iocache.WriteInvalidateReq_hits::total 36224 # number of WriteInvalidateReq hits system.iocache.ReadReq_misses::realview.ide 234 # number of ReadReq misses system.iocache.ReadReq_misses::total 234 # number of ReadReq misses system.iocache.demand_misses::realview.ide 234 # number of demand (read+write) misses system.iocache.demand_misses::total 234 # number of demand (read+write) misses system.iocache.overall_misses::realview.ide 234 # number of overall misses system.iocache.overall_misses::total 234 # number of overall misses system.iocache.ReadReq_miss_latency::realview.ide 27956377 # number of ReadReq miss cycles system.iocache.ReadReq_miss_latency::total 27956377 # number of ReadReq miss cycles system.iocache.demand_miss_latency::realview.ide 27956377 # number of demand (read+write) miss cycles system.iocache.demand_miss_latency::total 27956377 # number of demand (read+write) miss cycles system.iocache.overall_miss_latency::realview.ide 27956377 # number of overall miss cycles system.iocache.overall_miss_latency::total 27956377 # number of overall miss cycles system.iocache.ReadReq_accesses::realview.ide 234 # number of ReadReq accesses(hits+misses) system.iocache.ReadReq_accesses::total 234 # number of ReadReq accesses(hits+misses) system.iocache.WriteInvalidateReq_accesses::realview.ide 36224 # number of WriteInvalidateReq accesses(hits+misses) system.iocache.WriteInvalidateReq_accesses::total 36224 # number of WriteInvalidateReq accesses(hits+misses) system.iocache.demand_accesses::realview.ide 234 # number of demand (read+write) accesses system.iocache.demand_accesses::total 234 # number of demand (read+write) accesses system.iocache.overall_accesses::realview.ide 234 # number of overall (read+write) accesses system.iocache.overall_accesses::total 234 # number of overall (read+write) accesses system.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses system.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses system.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses system.iocache.ReadReq_avg_miss_latency::realview.ide 119471.696581 # average ReadReq miss latency system.iocache.ReadReq_avg_miss_latency::total 119471.696581 # average ReadReq miss latency system.iocache.demand_avg_miss_latency::realview.ide 119471.696581 # average overall miss latency system.iocache.demand_avg_miss_latency::total 119471.696581 # average overall miss latency system.iocache.overall_avg_miss_latency::realview.ide 119471.696581 # average overall miss latency system.iocache.overall_avg_miss_latency::total 119471.696581 # average overall miss latency system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 36224 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed system.iocache.ReadReq_mshr_misses::realview.ide 234 # number of ReadReq MSHR misses system.iocache.ReadReq_mshr_misses::total 234 # number of ReadReq MSHR misses system.iocache.demand_mshr_misses::realview.ide 234 # number of demand (read+write) MSHR misses system.iocache.demand_mshr_misses::total 234 # number of demand (read+write) MSHR misses system.iocache.overall_mshr_misses::realview.ide 234 # number of overall MSHR misses system.iocache.overall_mshr_misses::total 234 # number of overall MSHR misses system.iocache.ReadReq_mshr_miss_latency::realview.ide 15787377 # number of ReadReq MSHR miss cycles system.iocache.ReadReq_mshr_miss_latency::total 15787377 # number of ReadReq MSHR miss cycles system.iocache.WriteInvalidateReq_mshr_miss_latency::realview.ide 2211427725 # number of WriteInvalidateReq MSHR miss cycles system.iocache.WriteInvalidateReq_mshr_miss_latency::total 2211427725 # number of WriteInvalidateReq MSHR miss cycles system.iocache.demand_mshr_miss_latency::realview.ide 15787377 # number of demand (read+write) MSHR miss cycles system.iocache.demand_mshr_miss_latency::total 15787377 # number of demand (read+write) MSHR miss cycles system.iocache.overall_mshr_miss_latency::realview.ide 15787377 # number of overall MSHR miss cycles system.iocache.overall_mshr_miss_latency::total 15787377 # number of overall MSHR miss cycles system.iocache.ReadReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses system.iocache.demand_mshr_miss_rate::realview.ide 1 # mshr miss rate for demand accesses system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses system.iocache.overall_mshr_miss_rate::realview.ide 1 # mshr miss rate for overall accesses system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 67467.423077 # average ReadReq mshr miss latency system.iocache.ReadReq_avg_mshr_miss_latency::total 67467.423077 # average ReadReq mshr miss latency system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::realview.ide inf # average WriteInvalidateReq mshr miss latency system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total inf # average WriteInvalidateReq mshr miss latency system.iocache.demand_avg_mshr_miss_latency::realview.ide 67467.423077 # average overall mshr miss latency system.iocache.demand_avg_mshr_miss_latency::total 67467.423077 # average overall mshr miss latency system.iocache.overall_avg_mshr_miss_latency::realview.ide 67467.423077 # average overall mshr miss latency system.iocache.overall_avg_mshr_miss_latency::total 67467.423077 # average overall mshr miss latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.membus.trans_dist::ReadReq 71836 # Transaction distribution system.membus.trans_dist::ReadResp 71836 # Transaction distribution system.membus.trans_dist::WriteReq 27607 # Transaction distribution system.membus.trans_dist::WriteResp 27607 # Transaction distribution system.membus.trans_dist::Writeback 88794 # Transaction distribution system.membus.trans_dist::WriteInvalidateReq 36224 # Transaction distribution system.membus.trans_dist::WriteInvalidateResp 36224 # Transaction distribution system.membus.trans_dist::UpgradeReq 4595 # Transaction distribution system.membus.trans_dist::SCUpgradeReq 2 # Transaction distribution system.membus.trans_dist::UpgradeResp 4597 # Transaction distribution system.membus.trans_dist::ReadExReq 129881 # Transaction distribution system.membus.trans_dist::ReadExResp 129881 # Transaction distribution system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 105550 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.nvmem.port 14 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.gic.pio 2068 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 448536 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.cpu.l2cache.mem_side::total 556168 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 72697 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::total 72697 # Packet count per connected master and slave (bytes) system.membus.pkt_count::total 628865 # Packet count per connected master and slave (bytes) system.membus.pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 159197 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.nvmem.port 448 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.gic.pio 4136 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 16604248 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.cpu.l2cache.mem_side::total 16768029 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 2319296 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.iocache.mem_side::total 2319296 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size::total 19087325 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 219 # Total snoops (count) system.membus.snoop_fanout::samples 297195 # Request fanout histogram system.membus.snoop_fanout::mean 1 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram system.membus.snoop_fanout::1 297195 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 1 # Request fanout histogram system.membus.snoop_fanout::max_value 1 # Request fanout histogram system.membus.snoop_fanout::total 297195 # Request fanout histogram system.membus.reqLayer0.occupancy 87032500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) system.membus.reqLayer1.occupancy 10000 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.0 # Layer utilization (%) system.membus.reqLayer2.occupancy 1706500 # Layer occupancy (ticks) system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) system.membus.reqLayer5.occupancy 1386266250 # Layer occupancy (ticks) system.membus.reqLayer5.utilization 0.0 # Layer utilization (%) system.membus.respLayer2.occupancy 1718628403 # Layer occupancy (ticks) system.membus.respLayer2.utilization 0.1 # Layer utilization (%) system.membus.respLayer3.occupancy 38334247 # Layer occupancy (ticks) system.membus.respLayer3.utilization 0.0 # Layer utilization (%) system.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA system.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA system.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA system.realview.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA system.realview.ethernet.postedSwi 0 # number of software interrupts posted to CPU system.realview.ethernet.coalescedSwi nan # average number of Swi's coalesced into each post system.realview.ethernet.totalSwi 0 # total number of Swi written to ISR system.realview.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU system.realview.ethernet.coalescedRxIdle nan # average number of RxIdle's coalesced into each post system.realview.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR system.realview.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU system.realview.ethernet.coalescedRxOk nan # average number of RxOk's coalesced into each post system.realview.ethernet.totalRxOk 0 # total number of RxOk written to ISR system.realview.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU system.realview.ethernet.coalescedRxDesc nan # average number of RxDesc's coalesced into each post system.realview.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR system.realview.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU system.realview.ethernet.coalescedTxOk nan # average number of TxOk's coalesced into each post system.realview.ethernet.totalTxOk 0 # total number of TxOk written to ISR system.realview.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU system.realview.ethernet.coalescedTxIdle nan # average number of TxIdle's coalesced into each post system.realview.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR system.realview.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU system.realview.ethernet.coalescedTxDesc nan # average number of TxDesc's coalesced into each post system.realview.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR system.realview.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU system.realview.ethernet.coalescedRxOrn nan # average number of RxOrn's coalesced into each post system.realview.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR system.realview.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post system.realview.ethernet.postedInterrupts 0 # number of posts to CPU system.realview.ethernet.droppedPackets 0 # number of packets dropped ---------- End Simulation Statistics ----------