---------- Begin Simulation Statistics ---------- sim_seconds 0.112686 # Number of seconds simulated sim_ticks 112686104500 # Number of ticks simulated final_tick 112686104500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks host_inst_rate 125538 # Simulator instruction rate (inst/s) host_op_rate 150722 # Simulator op (including micro ops) rate (op/s) host_tick_rate 51811162 # Simulator tick rate (ticks/s) host_mem_usage 327864 # Number of bytes of host memory used host_seconds 2174.94 # Real time elapsed on the host sim_insts 273037220 # Number of instructions simulated sim_ops 327811602 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks system.physmem.bytes_read::cpu.inst 187072 # Number of bytes read from this memory system.physmem.bytes_read::cpu.data 112896 # Number of bytes read from this memory system.physmem.bytes_read::cpu.l2cache.prefetcher 167936 # Number of bytes read from this memory system.physmem.bytes_read::total 467904 # Number of bytes read from this memory system.physmem.bytes_inst_read::cpu.inst 187072 # Number of instructions bytes read from this memory system.physmem.bytes_inst_read::total 187072 # Number of instructions bytes read from this memory system.physmem.num_reads::cpu.inst 2923 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 1764 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.l2cache.prefetcher 2624 # Number of read requests responded to by this memory system.physmem.num_reads::total 7311 # Number of read requests responded to by this memory system.physmem.bw_read::cpu.inst 1660116 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu.data 1001863 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu.l2cache.prefetcher 1490299 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::total 4152278 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_inst_read::cpu.inst 1660116 # Instruction read bandwidth from this memory (bytes/s) system.physmem.bw_inst_read::total 1660116 # Instruction read bandwidth from this memory (bytes/s) system.physmem.bw_total::cpu.inst 1660116 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu.data 1001863 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu.l2cache.prefetcher 1490299 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::total 4152278 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 7311 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted system.physmem.readBursts 7311 # Number of DRAM read bursts, including those serviced by the write queue system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue system.physmem.bytesReadDRAM 467904 # Total number of bytes read from DRAM system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue system.physmem.bytesWritten 0 # Total number of bytes written to DRAM system.physmem.bytesReadSys 467904 # Total read bytes from the system interface side system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 1 # Number of requests that are neither read nor write system.physmem.perBankRdBursts::0 589 # Per bank write bursts system.physmem.perBankRdBursts::1 789 # Per bank write bursts system.physmem.perBankRdBursts::2 601 # Per bank write bursts system.physmem.perBankRdBursts::3 520 # Per bank write bursts system.physmem.perBankRdBursts::4 444 # Per bank write bursts system.physmem.perBankRdBursts::5 346 # Per bank write bursts system.physmem.perBankRdBursts::6 153 # Per bank write bursts system.physmem.perBankRdBursts::7 252 # Per bank write bursts system.physmem.perBankRdBursts::8 219 # Per bank write bursts system.physmem.perBankRdBursts::9 290 # Per bank write bursts system.physmem.perBankRdBursts::10 315 # Per bank write bursts system.physmem.perBankRdBursts::11 411 # Per bank write bursts system.physmem.perBankRdBursts::12 547 # Per bank write bursts system.physmem.perBankRdBursts::13 678 # Per bank write bursts system.physmem.perBankRdBursts::14 615 # Per bank write bursts system.physmem.perBankRdBursts::15 542 # Per bank write bursts system.physmem.perBankWrBursts::0 0 # Per bank write bursts system.physmem.perBankWrBursts::1 0 # Per bank write bursts system.physmem.perBankWrBursts::2 0 # Per bank write bursts system.physmem.perBankWrBursts::3 0 # Per bank write bursts system.physmem.perBankWrBursts::4 0 # Per bank write bursts system.physmem.perBankWrBursts::5 0 # Per bank write bursts system.physmem.perBankWrBursts::6 0 # Per bank write bursts system.physmem.perBankWrBursts::7 0 # Per bank write bursts system.physmem.perBankWrBursts::8 0 # Per bank write bursts system.physmem.perBankWrBursts::9 0 # Per bank write bursts system.physmem.perBankWrBursts::10 0 # Per bank write bursts system.physmem.perBankWrBursts::11 0 # Per bank write bursts system.physmem.perBankWrBursts::12 0 # Per bank write bursts system.physmem.perBankWrBursts::13 0 # Per bank write bursts system.physmem.perBankWrBursts::14 0 # Per bank write bursts system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry system.physmem.totGap 112685946000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) system.physmem.readPktSize::6 7311 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) system.physmem.rdQLenPdf::0 3986 # What read queue length does an incoming req see system.physmem.rdQLenPdf::1 1457 # What read queue length does an incoming req see system.physmem.rdQLenPdf::2 456 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 293 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 235 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 200 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 175 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 198 # What read queue length does an incoming req see system.physmem.rdQLenPdf::8 151 # What read queue length does an incoming req see system.physmem.rdQLenPdf::9 66 # What read queue length does an incoming req see system.physmem.rdQLenPdf::10 30 # What read queue length does an incoming req see system.physmem.rdQLenPdf::11 26 # What read queue length does an incoming req see system.physmem.rdQLenPdf::12 20 # What read queue length does an incoming req see system.physmem.rdQLenPdf::13 17 # What read queue length does an incoming req see system.physmem.rdQLenPdf::14 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see system.physmem.bytesPerActivate::samples 1367 # Bytes accessed per row activation system.physmem.bytesPerActivate::mean 340.646672 # Bytes accessed per row activation system.physmem.bytesPerActivate::gmean 198.022122 # Bytes accessed per row activation system.physmem.bytesPerActivate::stdev 348.529599 # Bytes accessed per row activation system.physmem.bytesPerActivate::0-127 486 35.55% 35.55% # Bytes accessed per row activation system.physmem.bytesPerActivate::128-255 298 21.80% 57.35% # Bytes accessed per row activation system.physmem.bytesPerActivate::256-383 139 10.17% 67.52% # Bytes accessed per row activation system.physmem.bytesPerActivate::384-511 76 5.56% 73.08% # Bytes accessed per row activation system.physmem.bytesPerActivate::512-639 63 4.61% 77.69% # Bytes accessed per row activation system.physmem.bytesPerActivate::640-767 51 3.73% 81.42% # Bytes accessed per row activation system.physmem.bytesPerActivate::768-895 27 1.98% 83.39% # Bytes accessed per row activation system.physmem.bytesPerActivate::896-1023 26 1.90% 85.30% # Bytes accessed per row activation system.physmem.bytesPerActivate::1024-1151 201 14.70% 100.00% # Bytes accessed per row activation system.physmem.bytesPerActivate::total 1367 # Bytes accessed per row activation system.physmem.totQLat 102208518 # Total ticks spent queuing system.physmem.totMemAccLat 239289768 # Total ticks spent from burst creation until serviced by the DRAM system.physmem.totBusLat 36555000 # Total ticks spent in databus transfers system.physmem.avgQLat 13980.10 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst system.physmem.avgMemAccLat 32730.10 # Average memory access latency per DRAM burst system.physmem.avgRdBW 4.15 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s system.physmem.avgRdBWSys 4.15 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.03 # Data bus utilization in percentage system.physmem.busUtilRead 0.03 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.49 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing system.physmem.readRowHits 5935 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes system.physmem.readRowHitRate 81.18 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes system.physmem.avgGap 15413205.58 # Average gap between requests system.physmem.pageHitRate 81.18 # Row buffer hit rate, read and write combined system.physmem_0.actEnergy 4815720 # Energy for activate commands per rank (pJ) system.physmem_0.preEnergy 2627625 # Energy for precharge commands per rank (pJ) system.physmem_0.readEnergy 28657200 # Energy for read commands per rank (pJ) system.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ) system.physmem_0.refreshEnergy 7359880320 # Energy for refresh commands per rank (pJ) system.physmem_0.actBackEnergy 3231673425 # Energy for active background per rank (pJ) system.physmem_0.preBackEnergy 64774920750 # Energy for precharge background per rank (pJ) system.physmem_0.totalEnergy 75402575040 # Total energy per rank (pJ) system.physmem_0.averagePower 669.157389 # Core power per rank (mW) system.physmem_0.memoryStateTime::IDLE 107755851914 # Time in different power states system.physmem_0.memoryStateTime::REF 3762720000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states system.physmem_0.memoryStateTime::ACT 1164613086 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states system.physmem_1.actEnergy 5496120 # Energy for activate commands per rank (pJ) system.physmem_1.preEnergy 2998875 # Energy for precharge commands per rank (pJ) system.physmem_1.readEnergy 28064400 # Energy for read commands per rank (pJ) system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ) system.physmem_1.refreshEnergy 7359880320 # Energy for refresh commands per rank (pJ) system.physmem_1.actBackEnergy 3295137510 # Energy for active background per rank (pJ) system.physmem_1.preBackEnergy 64719250500 # Energy for precharge background per rank (pJ) system.physmem_1.totalEnergy 75410827725 # Total energy per rank (pJ) system.physmem_1.averagePower 669.230627 # Core power per rank (mW) system.physmem_1.memoryStateTime::IDLE 107661884129 # Time in different power states system.physmem_1.memoryStateTime::REF 3762720000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states system.physmem_1.memoryStateTime::ACT 1258279621 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states system.cpu.branchPred.lookups 37742989 # Number of BP lookups system.cpu.branchPred.condPredicted 20164516 # Number of conditional branches predicted system.cpu.branchPred.condIncorrect 1746156 # Number of conditional branches incorrect system.cpu.branchPred.BTBLookups 18663196 # Number of BTB lookups system.cpu.branchPred.BTBHits 17299233 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. system.cpu.branchPred.BTBHitPct 92.691697 # BTB Hit Percentage system.cpu.branchPred.usedRAS 7223653 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 3816 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses system.cpu.dtb.walker.walks 0 # Table walker walks requested system.cpu.dtb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst system.cpu.dtb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst system.cpu.dtb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst system.cpu.dtb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst system.cpu.dtb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst system.cpu.dtb.inst_hits 0 # ITB inst hits system.cpu.dtb.inst_misses 0 # ITB inst misses system.cpu.dtb.read_hits 0 # DTB read hits system.cpu.dtb.read_misses 0 # DTB read misses system.cpu.dtb.write_hits 0 # DTB write hits system.cpu.dtb.write_misses 0 # DTB write misses system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu.dtb.read_accesses 0 # DTB read accesses system.cpu.dtb.write_accesses 0 # DTB write accesses system.cpu.dtb.inst_accesses 0 # ITB inst accesses system.cpu.dtb.hits 0 # DTB hits system.cpu.dtb.misses 0 # DTB misses system.cpu.dtb.accesses 0 # DTB accesses system.cpu.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses system.cpu.itb.walker.walks 0 # Table walker walks requested system.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst system.cpu.itb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst system.cpu.itb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst system.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst system.cpu.itb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst system.cpu.itb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst system.cpu.itb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst system.cpu.itb.inst_hits 0 # ITB inst hits system.cpu.itb.inst_misses 0 # ITB inst misses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.write_hits 0 # DTB write hits system.cpu.itb.write_misses 0 # DTB write misses system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu.itb.read_accesses 0 # DTB read accesses system.cpu.itb.write_accesses 0 # DTB write accesses system.cpu.itb.inst_accesses 0 # ITB inst accesses system.cpu.itb.hits 0 # DTB hits system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 191 # Number of system calls system.cpu.numCycles 225372210 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.fetch.icacheStallCycles 12439138 # Number of cycles fetch is stalled on an Icache miss system.cpu.fetch.Insts 334051202 # Number of instructions fetch has processed system.cpu.fetch.Branches 37742989 # Number of branches that fetch encountered system.cpu.fetch.predictedBranches 24522886 # Number of branches that fetch has predicted taken system.cpu.fetch.Cycles 210855691 # Number of cycles fetch has run and was not squashing or blocked system.cpu.fetch.SquashCycles 3510707 # Number of cycles fetch has spent squashing system.cpu.fetch.MiscStallCycles 1284 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs system.cpu.fetch.IcacheWaitRetryStallCycles 2593 # Number of stall cycles due to full MSHR system.cpu.fetch.CacheLines 89092155 # Number of cache lines fetched system.cpu.fetch.IcacheSquashes 21708 # Number of outstanding Icache misses that were squashed system.cpu.fetch.rateDist::samples 225054059 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::mean 1.800470 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::stdev 1.229417 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::0 51374086 22.83% 22.83% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::1 42891136 19.06% 41.89% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::2 30054592 13.35% 55.24% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::3 100734245 44.76% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::total 225054059 # Number of instructions fetched each cycle (Total) system.cpu.fetch.branchRate 0.167470 # Number of branch fetches per cycle system.cpu.fetch.rate 1.482220 # Number of inst fetches per cycle system.cpu.decode.IdleCycles 27837229 # Number of cycles decode is idle system.cpu.decode.BlockedCycles 63912010 # Number of cycles decode is blocked system.cpu.decode.RunCycles 108618315 # Number of cycles decode is running system.cpu.decode.UnblockCycles 23065911 # Number of cycles decode is unblocking system.cpu.decode.SquashCycles 1620594 # Number of cycles decode is squashing system.cpu.decode.BranchResolved 6880048 # Number of times decode resolved a branch system.cpu.decode.BranchMispred 135198 # Number of times decode detected a branch misprediction system.cpu.decode.DecodedInsts 363546099 # Number of instructions handled by decode system.cpu.decode.SquashedInsts 6169805 # Number of squashed instructions handled by decode system.cpu.rename.SquashCycles 1620594 # Number of cycles rename is squashing system.cpu.rename.IdleCycles 45200014 # Number of cycles rename is idle system.cpu.rename.BlockCycles 17874059 # Number of cycles rename is blocking system.cpu.rename.serializeStallCycles 342377 # count of cycles rename stalled for serializing inst system.cpu.rename.RunCycles 113380979 # Number of cycles rename is running system.cpu.rename.UnblockCycles 46636036 # Number of cycles rename is unblocking system.cpu.rename.RenamedInsts 355768136 # Number of instructions processed by rename system.cpu.rename.SquashedInsts 2890465 # Number of squashed instructions processed by rename system.cpu.rename.ROBFullEvents 6610669 # Number of times rename has blocked due to ROB full system.cpu.rename.IQFullEvents 177931 # Number of times rename has blocked due to IQ full system.cpu.rename.LQFullEvents 7803674 # Number of times rename has blocked due to LQ full system.cpu.rename.SQFullEvents 21223053 # Number of times rename has blocked due to SQ full system.cpu.rename.FullRegisterEvents 2890533 # Number of times there has been no free registers system.cpu.rename.RenamedOperands 403406015 # Number of destination operands rename has renamed system.cpu.rename.RenameLookups 2534023592 # Number of register rename lookups that rename has made system.cpu.rename.int_rename_lookups 350247327 # Number of integer rename lookups system.cpu.rename.fp_rename_lookups 194894263 # Number of floating rename lookups system.cpu.rename.CommittedMaps 372230051 # Number of HB maps that are committed system.cpu.rename.UndoneMaps 31175964 # Number of HB maps that are undone due to squashing system.cpu.rename.serializingInsts 17016 # count of serializing insts renamed system.cpu.rename.tempSerializingInsts 17025 # count of temporary serializing insts renamed system.cpu.rename.skidInsts 55505783 # count of insts added to the skid buffer system.cpu.memDep0.insertedLoads 92416404 # Number of loads inserted to the mem dependence unit. system.cpu.memDep0.insertedStores 88498336 # Number of stores inserted to the mem dependence unit. system.cpu.memDep0.conflictingLoads 1661010 # Number of conflicting loads. system.cpu.memDep0.conflictingStores 1846418 # Number of conflicting stores. system.cpu.iq.iqInstsAdded 353252226 # Number of instructions added to the IQ (excludes non-spec) system.cpu.iq.iqNonSpecInstsAdded 28026 # Number of non-speculative instructions added to the IQ system.cpu.iq.iqInstsIssued 346438238 # Number of instructions issued system.cpu.iq.iqSquashedInstsIssued 2301579 # Number of squashed instructions issued system.cpu.iq.iqSquashedInstsExamined 25468650 # Number of squashed instructions iterated over during squash; mainly for profiling system.cpu.iq.iqSquashedOperandsExamined 73725461 # Number of squashed operands that are examined and possibly removed from graph system.cpu.iq.iqSquashedNonSpecRemoved 5906 # Number of squashed non-spec instructions that were removed system.cpu.iq.issued_per_cycle::samples 225054059 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::mean 1.539356 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::stdev 1.099855 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::0 40665072 18.07% 18.07% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::1 78300215 34.79% 52.86% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::2 60997700 27.10% 79.96% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::3 34882254 15.50% 95.46% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::4 9557051 4.25% 99.71% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::5 642945 0.29% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::6 8822 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 6 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::total 225054059 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available system.cpu.iq.fu_full::IntAlu 9490410 7.63% 7.63% # attempts to use FU when none available system.cpu.iq.fu_full::IntMult 7314 0.01% 7.64% # attempts to use FU when none available system.cpu.iq.fu_full::IntDiv 0 0.00% 7.64% # attempts to use FU when none available system.cpu.iq.fu_full::FloatAdd 0 0.00% 7.64% # attempts to use FU when none available system.cpu.iq.fu_full::FloatCmp 0 0.00% 7.64% # attempts to use FU when none available system.cpu.iq.fu_full::FloatCvt 0 0.00% 7.64% # attempts to use FU when none available system.cpu.iq.fu_full::FloatMult 0 0.00% 7.64% # attempts to use FU when none available system.cpu.iq.fu_full::FloatDiv 0 0.00% 7.64% # attempts to use FU when none available system.cpu.iq.fu_full::FloatSqrt 0 0.00% 7.64% # attempts to use FU when none available system.cpu.iq.fu_full::SimdAdd 0 0.00% 7.64% # attempts to use FU when none available system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 7.64% # attempts to use FU when none available system.cpu.iq.fu_full::SimdAlu 0 0.00% 7.64% # attempts to use FU when none available system.cpu.iq.fu_full::SimdCmp 0 0.00% 7.64% # attempts to use FU when none available system.cpu.iq.fu_full::SimdCvt 0 0.00% 7.64% # attempts to use FU when none available system.cpu.iq.fu_full::SimdMisc 0 0.00% 7.64% # attempts to use FU when none available system.cpu.iq.fu_full::SimdMult 0 0.00% 7.64% # attempts to use FU when none available system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 7.64% # attempts to use FU when none available system.cpu.iq.fu_full::SimdShift 0 0.00% 7.64% # attempts to use FU when none available system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 7.64% # attempts to use FU when none available system.cpu.iq.fu_full::SimdSqrt 0 0.00% 7.64% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatAdd 255762 0.21% 7.84% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 7.84% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatCmp 126866 0.10% 7.95% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatCvt 93218 0.07% 8.02% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatDiv 68015 0.05% 8.08% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatMisc 721741 0.58% 8.66% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatMult 297231 0.24% 8.89% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatMultAcc 683043 0.55% 9.44% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 9.44% # attempts to use FU when none available system.cpu.iq.fu_full::MemRead 53642366 43.14% 52.58% # attempts to use FU when none available system.cpu.iq.fu_full::MemWrite 58960700 47.42% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued system.cpu.iq.FU_type_0::IntAlu 110655140 31.94% 31.94% # Type of FU issued system.cpu.iq.FU_type_0::IntMult 2148362 0.62% 32.56% # Type of FU issued system.cpu.iq.FU_type_0::IntDiv 0 0.00% 32.56% # Type of FU issued system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 32.56% # Type of FU issued system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 32.56% # Type of FU issued system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 32.56% # Type of FU issued system.cpu.iq.FU_type_0::FloatMult 0 0.00% 32.56% # Type of FU issued system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 32.56% # Type of FU issued system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 32.56% # Type of FU issued system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 32.56% # Type of FU issued system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 32.56% # Type of FU issued system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 32.56% # Type of FU issued system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 32.56% # Type of FU issued system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 32.56% # Type of FU issued system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 32.56% # Type of FU issued system.cpu.iq.FU_type_0::SimdMult 0 0.00% 32.56% # Type of FU issued system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 32.56% # Type of FU issued system.cpu.iq.FU_type_0::SimdShift 0 0.00% 32.56% # Type of FU issued system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 32.56% # Type of FU issued system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 32.56% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatAdd 6798396 1.96% 34.52% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 34.52% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatCmp 8668155 2.50% 37.03% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatCvt 3332481 0.96% 37.99% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatDiv 1592458 0.46% 38.45% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatMisc 20930094 6.04% 44.49% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatMult 7182326 2.07% 46.56% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatMultAcc 7148962 2.06% 48.63% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatSqrt 175286 0.05% 48.68% # Type of FU issued system.cpu.iq.FU_type_0::MemRead 91923219 26.53% 75.21% # Type of FU issued system.cpu.iq.FU_type_0::MemWrite 85883359 24.79% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::total 346438238 # Type of FU issued system.cpu.iq.rate 1.537183 # Inst issue rate system.cpu.iq.fu_busy_cnt 124346666 # FU busy when requested system.cpu.iq.fu_busy_rate 0.358929 # FU busy rate (busy events/executed inst) system.cpu.iq.int_inst_queue_reads 757024395 # Number of integer instruction queue reads system.cpu.iq.int_inst_queue_writes 251740362 # Number of integer instruction queue writes system.cpu.iq.int_inst_queue_wakeup_accesses 223260150 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 287554385 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 127018791 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 117424955 # Number of floating instruction queue wakeup accesses system.cpu.iq.int_alu_accesses 303230405 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 167554499 # Number of floating point alu accesses system.cpu.iew.lsq.thread0.forwLoads 5064919 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address system.cpu.iew.lsq.thread0.squashedLoads 6684129 # Number of loads squashed system.cpu.iew.lsq.thread0.ignoredResponses 13573 # Number of memory responses ignored because the instruction is squashed system.cpu.iew.lsq.thread0.memOrderViolation 10255 # Number of memory ordering violations system.cpu.iew.lsq.thread0.squashedStores 6122719 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread0.rescheduledLoads 155303 # Number of loads that were rescheduled system.cpu.iew.lsq.thread0.cacheBlocked 607776 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle system.cpu.iew.iewSquashCycles 1620594 # Number of cycles IEW is squashing system.cpu.iew.iewBlockCycles 2118849 # Number of cycles IEW is blocking system.cpu.iew.iewUnblockCycles 332046 # Number of cycles IEW is unblocking system.cpu.iew.iewDispatchedInsts 353281117 # Number of instructions dispatched to IQ system.cpu.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch system.cpu.iew.iewDispLoadInsts 92416404 # Number of dispatched load instructions system.cpu.iew.iewDispStoreInsts 88498336 # Number of dispatched store instructions system.cpu.iew.iewDispNonSpecInsts 16993 # Number of dispatched non-speculative instructions system.cpu.iew.iewIQFullEvents 8049 # Number of times the IQ has become full, causing a stall system.cpu.iew.iewLSQFullEvents 338505 # Number of times the LSQ has become full, causing a stall system.cpu.iew.memOrderViolationEvents 10255 # Number of memory order violations system.cpu.iew.predictedTakenIncorrect 1220656 # Number of branches that were predicted taken incorrectly system.cpu.iew.predictedNotTakenIncorrect 439058 # Number of branches that were predicted not taken incorrectly system.cpu.iew.branchMispredicts 1659714 # Number of branch mispredicts detected at execute system.cpu.iew.iewExecutedInsts 342448377 # Number of executed instructions system.cpu.iew.iewExecLoadInsts 90703712 # Number of load instructions executed system.cpu.iew.iewExecSquashedInsts 3989861 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed system.cpu.iew.exec_nop 865 # number of nop insts executed system.cpu.iew.exec_refs 175291126 # number of memory reference insts executed system.cpu.iew.exec_branches 31752707 # Number of branches executed system.cpu.iew.exec_stores 84587414 # Number of stores executed system.cpu.iew.exec_rate 1.519479 # Inst execution rate system.cpu.iew.wb_sent 340943800 # cumulative count of insts sent to commit system.cpu.iew.wb_count 340685105 # cumulative count of insts written-back system.cpu.iew.wb_producers 153662327 # num instructions producing a value system.cpu.iew.wb_consumers 266738216 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ system.cpu.iew.wb_rate 1.511655 # insts written-back per cycle system.cpu.iew.wb_fanout 0.576079 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ system.cpu.commit.commitSquashedInsts 23082519 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 22120 # The number of times commit has been forced to stall to communicate backwards system.cpu.commit.branchMispredicts 1611397 # The number of times a branch was mispredicted system.cpu.commit.committed_per_cycle::samples 221328864 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::mean 1.481109 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::stdev 2.050764 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::0 87530154 39.55% 39.55% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::1 70479011 31.84% 71.39% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::2 20814829 9.40% 80.80% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::3 13433176 6.07% 86.86% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::4 8801116 3.98% 90.84% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::5 4514131 2.04% 92.88% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::6 2986629 1.35% 94.23% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::7 2449420 1.11% 95.34% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::8 10320398 4.66% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::total 221328864 # Number of insts commited each cycle system.cpu.commit.committedInsts 273037832 # Number of instructions committed system.cpu.commit.committedOps 327812214 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed system.cpu.commit.refs 168107892 # Number of memory references committed system.cpu.commit.loads 85732275 # Number of loads committed system.cpu.commit.membars 11033 # Number of memory barriers committed system.cpu.commit.branches 30563526 # Number of branches committed system.cpu.commit.fp_insts 114216705 # Number of committed floating point instructions. system.cpu.commit.int_insts 258331704 # Number of committed integer instructions. system.cpu.commit.function_calls 6225114 # Number of function calls committed. system.cpu.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction system.cpu.commit.op_class_0::IntAlu 104312487 31.82% 31.82% # Class of committed instruction system.cpu.commit.op_class_0::IntMult 2145917 0.65% 32.48% # Class of committed instruction system.cpu.commit.op_class_0::IntDiv 0 0.00% 32.48% # Class of committed instruction system.cpu.commit.op_class_0::FloatAdd 0 0.00% 32.48% # Class of committed instruction system.cpu.commit.op_class_0::FloatCmp 0 0.00% 32.48% # Class of committed instruction system.cpu.commit.op_class_0::FloatCvt 0 0.00% 32.48% # Class of committed instruction system.cpu.commit.op_class_0::FloatMult 0 0.00% 32.48% # Class of committed instruction system.cpu.commit.op_class_0::FloatDiv 0 0.00% 32.48% # Class of committed instruction system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 32.48% # Class of committed instruction system.cpu.commit.op_class_0::SimdAdd 0 0.00% 32.48% # Class of committed instruction system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 32.48% # Class of committed instruction system.cpu.commit.op_class_0::SimdAlu 0 0.00% 32.48% # Class of committed instruction system.cpu.commit.op_class_0::SimdCmp 0 0.00% 32.48% # Class of committed instruction system.cpu.commit.op_class_0::SimdCvt 0 0.00% 32.48% # Class of committed instruction system.cpu.commit.op_class_0::SimdMisc 0 0.00% 32.48% # Class of committed instruction system.cpu.commit.op_class_0::SimdMult 0 0.00% 32.48% # Class of committed instruction system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 32.48% # Class of committed instruction system.cpu.commit.op_class_0::SimdShift 0 0.00% 32.48% # Class of committed instruction system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 32.48% # Class of committed instruction system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 32.48% # Class of committed instruction system.cpu.commit.op_class_0::SimdFloatAdd 6594343 2.01% 34.49% # Class of committed instruction system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 34.49% # Class of committed instruction system.cpu.commit.op_class_0::SimdFloatCmp 7943502 2.42% 36.91% # Class of committed instruction system.cpu.commit.op_class_0::SimdFloatCvt 3118180 0.95% 37.86% # Class of committed instruction system.cpu.commit.op_class_0::SimdFloatDiv 1563217 0.48% 38.34% # Class of committed instruction system.cpu.commit.op_class_0::SimdFloatMisc 19652356 6.00% 44.33% # Class of committed instruction system.cpu.commit.op_class_0::SimdFloatMult 7136937 2.18% 46.51% # Class of committed instruction system.cpu.commit.op_class_0::SimdFloatMultAcc 7062098 2.15% 48.66% # Class of committed instruction system.cpu.commit.op_class_0::SimdFloatSqrt 175285 0.05% 48.72% # Class of committed instruction system.cpu.commit.op_class_0::MemRead 85732275 26.15% 74.87% # Class of committed instruction system.cpu.commit.op_class_0::MemWrite 82375617 25.13% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::total 327812214 # Class of committed instruction system.cpu.commit.bw_lim_events 10320398 # number cycles where commit BW limit reached system.cpu.rob.rob_reads 561900676 # The number of ROB reads system.cpu.rob.rob_writes 705518580 # The number of ROB writes system.cpu.timesIdled 50864 # Number of times that the entire CPU went into an idle state and unscheduled itself system.cpu.idleCycles 318151 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 273037220 # Number of Instructions Simulated system.cpu.committedOps 327811602 # Number of Ops (including micro ops) Simulated system.cpu.cpi 0.825427 # CPI: Cycles Per Instruction system.cpu.cpi_total 0.825427 # CPI: Total CPI of All Threads system.cpu.ipc 1.211495 # IPC: Instructions Per Cycle system.cpu.ipc_total 1.211495 # IPC: Total IPC of All Threads system.cpu.int_regfile_reads 331331443 # number of integer regfile reads system.cpu.int_regfile_writes 136939322 # number of integer regfile writes system.cpu.fp_regfile_reads 187108010 # number of floating regfile reads system.cpu.fp_regfile_writes 132178699 # number of floating regfile writes system.cpu.cc_regfile_reads 1297132712 # number of cc regfile reads system.cpu.cc_regfile_writes 80241070 # number of cc regfile writes system.cpu.misc_regfile_reads 1183128145 # number of misc regfile reads system.cpu.misc_regfile_writes 34421755 # number of misc regfile writes system.cpu.dcache.tags.replacements 1533845 # number of replacements system.cpu.dcache.tags.tagsinuse 511.844014 # Cycle average of tags in use system.cpu.dcache.tags.total_refs 163642665 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 1534357 # Sample count of references to valid blocks. system.cpu.dcache.tags.avg_refs 106.652275 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 82317000 # Cycle when the warmup percentage was hit. system.cpu.dcache.tags.occ_blocks::cpu.data 511.844014 # Average occupied blocks per requestor system.cpu.dcache.tags.occ_percent::cpu.data 0.999695 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_percent::total 0.999695 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 111 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 310 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::2 90 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::4 1 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id system.cpu.dcache.tags.tag_accesses 336636785 # Number of tag accesses system.cpu.dcache.tags.data_accesses 336636785 # Number of data accesses system.cpu.dcache.ReadReq_hits::cpu.data 82609327 # number of ReadReq hits system.cpu.dcache.ReadReq_hits::total 82609327 # number of ReadReq hits system.cpu.dcache.WriteReq_hits::cpu.data 80941037 # number of WriteReq hits system.cpu.dcache.WriteReq_hits::total 80941037 # number of WriteReq hits system.cpu.dcache.SoftPFReq_hits::cpu.data 70495 # number of SoftPFReq hits system.cpu.dcache.SoftPFReq_hits::total 70495 # number of SoftPFReq hits system.cpu.dcache.LoadLockedReq_hits::cpu.data 10909 # number of LoadLockedReq hits system.cpu.dcache.LoadLockedReq_hits::total 10909 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 10895 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 10895 # number of StoreCondReq hits system.cpu.dcache.demand_hits::cpu.data 163550364 # number of demand (read+write) hits system.cpu.dcache.demand_hits::total 163550364 # number of demand (read+write) hits system.cpu.dcache.overall_hits::cpu.data 163620859 # number of overall hits system.cpu.dcache.overall_hits::total 163620859 # number of overall hits system.cpu.dcache.ReadReq_misses::cpu.data 2796866 # number of ReadReq misses system.cpu.dcache.ReadReq_misses::total 2796866 # number of ReadReq misses system.cpu.dcache.WriteReq_misses::cpu.data 1111662 # number of WriteReq misses system.cpu.dcache.WriteReq_misses::total 1111662 # number of WriteReq misses system.cpu.dcache.SoftPFReq_misses::cpu.data 18 # number of SoftPFReq misses system.cpu.dcache.SoftPFReq_misses::total 18 # number of SoftPFReq misses system.cpu.dcache.LoadLockedReq_misses::cpu.data 5 # number of LoadLockedReq misses system.cpu.dcache.LoadLockedReq_misses::total 5 # number of LoadLockedReq misses system.cpu.dcache.demand_misses::cpu.data 3908528 # number of demand (read+write) misses system.cpu.dcache.demand_misses::total 3908528 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 3908546 # number of overall misses system.cpu.dcache.overall_misses::total 3908546 # number of overall misses system.cpu.dcache.ReadReq_miss_latency::cpu.data 22404027000 # number of ReadReq miss cycles system.cpu.dcache.ReadReq_miss_latency::total 22404027000 # number of ReadReq miss cycles system.cpu.dcache.WriteReq_miss_latency::cpu.data 8967503998 # number of WriteReq miss cycles system.cpu.dcache.WriteReq_miss_latency::total 8967503998 # number of WriteReq miss cycles system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 189000 # number of LoadLockedReq miss cycles system.cpu.dcache.LoadLockedReq_miss_latency::total 189000 # number of LoadLockedReq miss cycles system.cpu.dcache.demand_miss_latency::cpu.data 31371530998 # number of demand (read+write) miss cycles system.cpu.dcache.demand_miss_latency::total 31371530998 # number of demand (read+write) miss cycles system.cpu.dcache.overall_miss_latency::cpu.data 31371530998 # number of overall miss cycles system.cpu.dcache.overall_miss_latency::total 31371530998 # number of overall miss cycles system.cpu.dcache.ReadReq_accesses::cpu.data 85406193 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_accesses::total 85406193 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 82052699 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 82052699 # number of WriteReq accesses(hits+misses) system.cpu.dcache.SoftPFReq_accesses::cpu.data 70513 # number of SoftPFReq accesses(hits+misses) system.cpu.dcache.SoftPFReq_accesses::total 70513 # number of SoftPFReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::cpu.data 10914 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::total 10914 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 10895 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 10895 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.demand_accesses::cpu.data 167458892 # number of demand (read+write) accesses system.cpu.dcache.demand_accesses::total 167458892 # number of demand (read+write) accesses system.cpu.dcache.overall_accesses::cpu.data 167529405 # number of overall (read+write) accesses system.cpu.dcache.overall_accesses::total 167529405 # number of overall (read+write) accesses system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.032748 # miss rate for ReadReq accesses system.cpu.dcache.ReadReq_miss_rate::total 0.032748 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.013548 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.013548 # miss rate for WriteReq accesses system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.000255 # miss rate for SoftPFReq accesses system.cpu.dcache.SoftPFReq_miss_rate::total 0.000255 # miss rate for SoftPFReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000458 # miss rate for LoadLockedReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000458 # miss rate for LoadLockedReq accesses system.cpu.dcache.demand_miss_rate::cpu.data 0.023340 # miss rate for demand accesses system.cpu.dcache.demand_miss_rate::total 0.023340 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.023331 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.023331 # miss rate for overall accesses system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 8010.404145 # average ReadReq miss latency system.cpu.dcache.ReadReq_avg_miss_latency::total 8010.404145 # average ReadReq miss latency system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 8066.754102 # average WriteReq miss latency system.cpu.dcache.WriteReq_avg_miss_latency::total 8066.754102 # average WriteReq miss latency system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 37800 # average LoadLockedReq miss latency system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 37800 # average LoadLockedReq miss latency system.cpu.dcache.demand_avg_miss_latency::cpu.data 8026.431178 # average overall miss latency system.cpu.dcache.demand_avg_miss_latency::total 8026.431178 # average overall miss latency system.cpu.dcache.overall_avg_miss_latency::cpu.data 8026.394214 # average overall miss latency system.cpu.dcache.overall_avg_miss_latency::total 8026.394214 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 1059827 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 134751 # number of cycles access was blocked system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets 7.865077 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed system.cpu.dcache.writebacks::writebacks 966339 # number of writebacks system.cpu.dcache.writebacks::total 966339 # number of writebacks system.cpu.dcache.ReadReq_mshr_hits::cpu.data 1483173 # number of ReadReq MSHR hits system.cpu.dcache.ReadReq_mshr_hits::total 1483173 # number of ReadReq MSHR hits system.cpu.dcache.WriteReq_mshr_hits::cpu.data 891007 # number of WriteReq MSHR hits system.cpu.dcache.WriteReq_mshr_hits::total 891007 # number of WriteReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 5 # number of LoadLockedReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::total 5 # number of LoadLockedReq MSHR hits system.cpu.dcache.demand_mshr_hits::cpu.data 2374180 # number of demand (read+write) MSHR hits system.cpu.dcache.demand_mshr_hits::total 2374180 # number of demand (read+write) MSHR hits system.cpu.dcache.overall_mshr_hits::cpu.data 2374180 # number of overall MSHR hits system.cpu.dcache.overall_mshr_hits::total 2374180 # number of overall MSHR hits system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1313693 # number of ReadReq MSHR misses system.cpu.dcache.ReadReq_mshr_misses::total 1313693 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 220655 # number of WriteReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::total 220655 # number of WriteReq MSHR misses system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 11 # number of SoftPFReq MSHR misses system.cpu.dcache.SoftPFReq_mshr_misses::total 11 # number of SoftPFReq MSHR misses system.cpu.dcache.demand_mshr_misses::cpu.data 1534348 # number of demand (read+write) MSHR misses system.cpu.dcache.demand_mshr_misses::total 1534348 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 1534359 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 1534359 # number of overall MSHR misses system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 10622731000 # number of ReadReq MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_latency::total 10622731000 # number of ReadReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1827670779 # number of WriteReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_latency::total 1827670779 # number of WriteReq MSHR miss cycles system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 681000 # number of SoftPFReq MSHR miss cycles system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 681000 # number of SoftPFReq MSHR miss cycles system.cpu.dcache.demand_mshr_miss_latency::cpu.data 12450401779 # number of demand (read+write) MSHR miss cycles system.cpu.dcache.demand_mshr_miss_latency::total 12450401779 # number of demand (read+write) MSHR miss cycles system.cpu.dcache.overall_mshr_miss_latency::cpu.data 12451082779 # number of overall MSHR miss cycles system.cpu.dcache.overall_mshr_miss_latency::total 12451082779 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.015382 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.015382 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.002689 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.002689 # mshr miss rate for WriteReq accesses system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.000156 # mshr miss rate for SoftPFReq accesses system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.000156 # mshr miss rate for SoftPFReq accesses system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.009163 # mshr miss rate for demand accesses system.cpu.dcache.demand_mshr_miss_rate::total 0.009163 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.009159 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.009159 # mshr miss rate for overall accesses system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 8086.159399 # average ReadReq mshr miss latency system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 8086.159399 # average ReadReq mshr miss latency system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 8282.933897 # average WriteReq mshr miss latency system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 8282.933897 # average WriteReq mshr miss latency system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 61909.090909 # average SoftPFReq mshr miss latency system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 61909.090909 # average SoftPFReq mshr miss latency system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 8114.457593 # average overall mshr miss latency system.cpu.dcache.demand_avg_mshr_miss_latency::total 8114.457593 # average overall mshr miss latency system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 8114.843253 # average overall mshr miss latency system.cpu.dcache.overall_avg_mshr_miss_latency::total 8114.843253 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.icache.tags.replacements 715634 # number of replacements system.cpu.icache.tags.tagsinuse 511.830268 # Cycle average of tags in use system.cpu.icache.tags.total_refs 88370349 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 716146 # Sample count of references to valid blocks. system.cpu.icache.tags.avg_refs 123.397113 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 324802500 # Cycle when the warmup percentage was hit. system.cpu.icache.tags.occ_blocks::cpu.inst 511.830268 # Average occupied blocks per requestor system.cpu.icache.tags.occ_percent::cpu.inst 0.999668 # Average percentage of cache occupancy system.cpu.icache.tags.occ_percent::total 0.999668 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 55 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 130 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::2 246 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::3 12 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::4 69 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id system.cpu.icache.tags.tag_accesses 178900425 # Number of tag accesses system.cpu.icache.tags.data_accesses 178900425 # Number of data accesses system.cpu.icache.ReadReq_hits::cpu.inst 88370349 # number of ReadReq hits system.cpu.icache.ReadReq_hits::total 88370349 # number of ReadReq hits system.cpu.icache.demand_hits::cpu.inst 88370349 # number of demand (read+write) hits system.cpu.icache.demand_hits::total 88370349 # number of demand (read+write) hits system.cpu.icache.overall_hits::cpu.inst 88370349 # number of overall hits system.cpu.icache.overall_hits::total 88370349 # number of overall hits system.cpu.icache.ReadReq_misses::cpu.inst 721790 # number of ReadReq misses system.cpu.icache.ReadReq_misses::total 721790 # number of ReadReq misses system.cpu.icache.demand_misses::cpu.inst 721790 # number of demand (read+write) misses system.cpu.icache.demand_misses::total 721790 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 721790 # number of overall misses system.cpu.icache.overall_misses::total 721790 # number of overall misses system.cpu.icache.ReadReq_miss_latency::cpu.inst 5973224944 # number of ReadReq miss cycles system.cpu.icache.ReadReq_miss_latency::total 5973224944 # number of ReadReq miss cycles system.cpu.icache.demand_miss_latency::cpu.inst 5973224944 # number of demand (read+write) miss cycles system.cpu.icache.demand_miss_latency::total 5973224944 # number of demand (read+write) miss cycles system.cpu.icache.overall_miss_latency::cpu.inst 5973224944 # number of overall miss cycles system.cpu.icache.overall_miss_latency::total 5973224944 # number of overall miss cycles system.cpu.icache.ReadReq_accesses::cpu.inst 89092139 # number of ReadReq accesses(hits+misses) system.cpu.icache.ReadReq_accesses::total 89092139 # number of ReadReq accesses(hits+misses) system.cpu.icache.demand_accesses::cpu.inst 89092139 # number of demand (read+write) accesses system.cpu.icache.demand_accesses::total 89092139 # number of demand (read+write) accesses system.cpu.icache.overall_accesses::cpu.inst 89092139 # number of overall (read+write) accesses system.cpu.icache.overall_accesses::total 89092139 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.008102 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.008102 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.008102 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.008102 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.008102 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.008102 # miss rate for overall accesses system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 8275.571765 # average ReadReq miss latency system.cpu.icache.ReadReq_avg_miss_latency::total 8275.571765 # average ReadReq miss latency system.cpu.icache.demand_avg_miss_latency::cpu.inst 8275.571765 # average overall miss latency system.cpu.icache.demand_avg_miss_latency::total 8275.571765 # average overall miss latency system.cpu.icache.overall_avg_miss_latency::cpu.inst 8275.571765 # average overall miss latency system.cpu.icache.overall_avg_miss_latency::total 8275.571765 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 62134 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 94 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 2178 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 3 # number of cycles access was blocked system.cpu.icache.avg_blocked_cycles::no_mshrs 28.528007 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets 31.333333 # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed system.cpu.icache.ReadReq_mshr_hits::cpu.inst 5643 # number of ReadReq MSHR hits system.cpu.icache.ReadReq_mshr_hits::total 5643 # number of ReadReq MSHR hits system.cpu.icache.demand_mshr_hits::cpu.inst 5643 # number of demand (read+write) MSHR hits system.cpu.icache.demand_mshr_hits::total 5643 # number of demand (read+write) MSHR hits system.cpu.icache.overall_mshr_hits::cpu.inst 5643 # number of overall MSHR hits system.cpu.icache.overall_mshr_hits::total 5643 # number of overall MSHR hits system.cpu.icache.ReadReq_mshr_misses::cpu.inst 716147 # number of ReadReq MSHR misses system.cpu.icache.ReadReq_mshr_misses::total 716147 # number of ReadReq MSHR misses system.cpu.icache.demand_mshr_misses::cpu.inst 716147 # number of demand (read+write) MSHR misses system.cpu.icache.demand_mshr_misses::total 716147 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 716147 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 716147 # number of overall MSHR misses system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 5549831453 # number of ReadReq MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_latency::total 5549831453 # number of ReadReq MSHR miss cycles system.cpu.icache.demand_mshr_miss_latency::cpu.inst 5549831453 # number of demand (read+write) MSHR miss cycles system.cpu.icache.demand_mshr_miss_latency::total 5549831453 # number of demand (read+write) MSHR miss cycles system.cpu.icache.overall_mshr_miss_latency::cpu.inst 5549831453 # number of overall MSHR miss cycles system.cpu.icache.overall_mshr_miss_latency::total 5549831453 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.008038 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.008038 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.008038 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.008038 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.008038 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.008038 # mshr miss rate for overall accesses system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 7749.570204 # average ReadReq mshr miss latency system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 7749.570204 # average ReadReq mshr miss latency system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 7749.570204 # average overall mshr miss latency system.cpu.icache.demand_avg_mshr_miss_latency::total 7749.570204 # average overall mshr miss latency system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 7749.570204 # average overall mshr miss latency system.cpu.icache.overall_avg_mshr_miss_latency::total 7749.570204 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.prefetcher.num_hwpf_issued 404667 # number of hwpf issued system.cpu.l2cache.prefetcher.pfIdentified 404963 # number of prefetch candidates identified system.cpu.l2cache.prefetcher.pfBufferHit 238 # number of redundant prefetches already in prefetch queue system.cpu.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped system.cpu.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size system.cpu.l2cache.prefetcher.pfSpanPage 28037 # number of prefetches not generated due to page crossing system.cpu.l2cache.tags.replacements 0 # number of replacements system.cpu.l2cache.tags.tagsinuse 5979.453401 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 3840411 # Total number of references to valid blocks. system.cpu.l2cache.tags.sampled_refs 7285 # Sample count of references to valid blocks. system.cpu.l2cache.tags.avg_refs 527.166918 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. system.cpu.l2cache.tags.occ_blocks::writebacks 2575.206017 # Average occupied blocks per requestor system.cpu.l2cache.tags.occ_blocks::cpu.inst 2680.661219 # Average occupied blocks per requestor system.cpu.l2cache.tags.occ_blocks::cpu.data 617.502494 # Average occupied blocks per requestor system.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher 106.083671 # Average occupied blocks per requestor system.cpu.l2cache.tags.occ_percent::writebacks 0.157178 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.inst 0.163615 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.data 0.037689 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher 0.006475 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::total 0.364957 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1022 494 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_blocks::1024 6791 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1022::0 16 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1022::1 22 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1022::2 344 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1022::4 112 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 58 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 84 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::2 772 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::3 128 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::4 5749 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1022 0.030151 # Percentage of cache occupancy per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.414490 # Percentage of cache occupancy per task id system.cpu.l2cache.tags.tag_accesses 68225284 # Number of tag accesses system.cpu.l2cache.tags.data_accesses 68225284 # Number of data accesses system.cpu.l2cache.Writeback_hits::writebacks 966339 # number of Writeback hits system.cpu.l2cache.Writeback_hits::total 966339 # number of Writeback hits system.cpu.l2cache.UpgradeReq_hits::cpu.data 1 # number of UpgradeReq hits system.cpu.l2cache.UpgradeReq_hits::total 1 # number of UpgradeReq hits system.cpu.l2cache.ReadExReq_hits::cpu.data 219856 # number of ReadExReq hits system.cpu.l2cache.ReadExReq_hits::total 219856 # number of ReadExReq hits system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 712305 # number of ReadCleanReq hits system.cpu.l2cache.ReadCleanReq_hits::total 712305 # number of ReadCleanReq hits system.cpu.l2cache.ReadSharedReq_hits::cpu.data 1312647 # number of ReadSharedReq hits system.cpu.l2cache.ReadSharedReq_hits::total 1312647 # number of ReadSharedReq hits system.cpu.l2cache.demand_hits::cpu.inst 712305 # number of demand (read+write) hits system.cpu.l2cache.demand_hits::cpu.data 1532503 # number of demand (read+write) hits system.cpu.l2cache.demand_hits::total 2244808 # number of demand (read+write) hits system.cpu.l2cache.overall_hits::cpu.inst 712305 # number of overall hits system.cpu.l2cache.overall_hits::cpu.data 1532503 # number of overall hits system.cpu.l2cache.overall_hits::total 2244808 # number of overall hits system.cpu.l2cache.UpgradeReq_misses::cpu.data 1 # number of UpgradeReq misses system.cpu.l2cache.UpgradeReq_misses::total 1 # number of UpgradeReq misses system.cpu.l2cache.ReadExReq_misses::cpu.data 797 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 797 # number of ReadExReq misses system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 2936 # number of ReadCleanReq misses system.cpu.l2cache.ReadCleanReq_misses::total 2936 # number of ReadCleanReq misses system.cpu.l2cache.ReadSharedReq_misses::cpu.data 1057 # number of ReadSharedReq misses system.cpu.l2cache.ReadSharedReq_misses::total 1057 # number of ReadSharedReq misses system.cpu.l2cache.demand_misses::cpu.inst 2936 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.data 1854 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::total 4790 # number of demand (read+write) misses system.cpu.l2cache.overall_misses::cpu.inst 2936 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 1854 # number of overall misses system.cpu.l2cache.overall_misses::total 4790 # number of overall misses system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 23000 # number of UpgradeReq miss cycles system.cpu.l2cache.UpgradeReq_miss_latency::total 23000 # number of UpgradeReq miss cycles system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 57082000 # number of ReadExReq miss cycles system.cpu.l2cache.ReadExReq_miss_latency::total 57082000 # number of ReadExReq miss cycles system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 199290000 # number of ReadCleanReq miss cycles system.cpu.l2cache.ReadCleanReq_miss_latency::total 199290000 # number of ReadCleanReq miss cycles system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 76381000 # number of ReadSharedReq miss cycles system.cpu.l2cache.ReadSharedReq_miss_latency::total 76381000 # number of ReadSharedReq miss cycles system.cpu.l2cache.demand_miss_latency::cpu.inst 199290000 # number of demand (read+write) miss cycles system.cpu.l2cache.demand_miss_latency::cpu.data 133463000 # number of demand (read+write) miss cycles system.cpu.l2cache.demand_miss_latency::total 332753000 # number of demand (read+write) miss cycles system.cpu.l2cache.overall_miss_latency::cpu.inst 199290000 # number of overall miss cycles system.cpu.l2cache.overall_miss_latency::cpu.data 133463000 # number of overall miss cycles system.cpu.l2cache.overall_miss_latency::total 332753000 # number of overall miss cycles system.cpu.l2cache.Writeback_accesses::writebacks 966339 # number of Writeback accesses(hits+misses) system.cpu.l2cache.Writeback_accesses::total 966339 # number of Writeback accesses(hits+misses) system.cpu.l2cache.UpgradeReq_accesses::cpu.data 2 # number of UpgradeReq accesses(hits+misses) system.cpu.l2cache.UpgradeReq_accesses::total 2 # number of UpgradeReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 220653 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 220653 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 715241 # number of ReadCleanReq accesses(hits+misses) system.cpu.l2cache.ReadCleanReq_accesses::total 715241 # number of ReadCleanReq accesses(hits+misses) system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 1313704 # number of ReadSharedReq accesses(hits+misses) system.cpu.l2cache.ReadSharedReq_accesses::total 1313704 # number of ReadSharedReq accesses(hits+misses) system.cpu.l2cache.demand_accesses::cpu.inst 715241 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::cpu.data 1534357 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::total 2249598 # number of demand (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.inst 715241 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.data 1534357 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::total 2249598 # number of overall (read+write) accesses system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.500000 # miss rate for UpgradeReq accesses system.cpu.l2cache.UpgradeReq_miss_rate::total 0.500000 # miss rate for UpgradeReq accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.003612 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 0.003612 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.004105 # miss rate for ReadCleanReq accesses system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.004105 # miss rate for ReadCleanReq accesses system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.000805 # miss rate for ReadSharedReq accesses system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.000805 # miss rate for ReadSharedReq accesses system.cpu.l2cache.demand_miss_rate::cpu.inst 0.004105 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.data 0.001208 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::total 0.002129 # miss rate for demand accesses system.cpu.l2cache.overall_miss_rate::cpu.inst 0.004105 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 0.001208 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.002129 # miss rate for overall accesses system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 23000 # average UpgradeReq miss latency system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 23000 # average UpgradeReq miss latency system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 71621.079046 # average ReadExReq miss latency system.cpu.l2cache.ReadExReq_avg_miss_latency::total 71621.079046 # average ReadExReq miss latency system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 67878.065395 # average ReadCleanReq miss latency system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 67878.065395 # average ReadCleanReq miss latency system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 72262.062441 # average ReadSharedReq miss latency system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 72262.062441 # average ReadSharedReq miss latency system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 67878.065395 # average overall miss latency system.cpu.l2cache.demand_avg_miss_latency::cpu.data 71986.515642 # average overall miss latency system.cpu.l2cache.demand_avg_miss_latency::total 69468.267223 # average overall miss latency system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 67878.065395 # average overall miss latency system.cpu.l2cache.overall_avg_miss_latency::cpu.data 71986.515642 # average overall miss latency system.cpu.l2cache.overall_avg_miss_latency::total 69468.267223 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed system.cpu.l2cache.ReadExReq_mshr_hits::cpu.data 57 # number of ReadExReq MSHR hits system.cpu.l2cache.ReadExReq_mshr_hits::total 57 # number of ReadExReq MSHR hits system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst 13 # number of ReadCleanReq MSHR hits system.cpu.l2cache.ReadCleanReq_mshr_hits::total 13 # number of ReadCleanReq MSHR hits system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 33 # number of ReadSharedReq MSHR hits system.cpu.l2cache.ReadSharedReq_mshr_hits::total 33 # number of ReadSharedReq MSHR hits system.cpu.l2cache.demand_mshr_hits::cpu.inst 13 # number of demand (read+write) MSHR hits system.cpu.l2cache.demand_mshr_hits::cpu.data 90 # number of demand (read+write) MSHR hits system.cpu.l2cache.demand_mshr_hits::total 103 # number of demand (read+write) MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.inst 13 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.data 90 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::total 103 # number of overall MSHR hits system.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher 30350 # number of HardPFReq MSHR misses system.cpu.l2cache.HardPFReq_mshr_misses::total 30350 # number of HardPFReq MSHR misses system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 1 # number of UpgradeReq MSHR misses system.cpu.l2cache.UpgradeReq_mshr_misses::total 1 # number of UpgradeReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 740 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 740 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 2923 # number of ReadCleanReq MSHR misses system.cpu.l2cache.ReadCleanReq_mshr_misses::total 2923 # number of ReadCleanReq MSHR misses system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 1024 # number of ReadSharedReq MSHR misses system.cpu.l2cache.ReadSharedReq_mshr_misses::total 1024 # number of ReadSharedReq MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.inst 2923 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.data 1764 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::total 4687 # number of demand (read+write) MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.inst 2923 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 1764 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher 30350 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 35037 # number of overall MSHR misses system.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher 188993302 # number of HardPFReq MSHR miss cycles system.cpu.l2cache.HardPFReq_mshr_miss_latency::total 188993302 # number of HardPFReq MSHR miss cycles system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 17000 # number of UpgradeReq MSHR miss cycles system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 17000 # number of UpgradeReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 50613500 # number of ReadExReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 50613500 # number of ReadExReq MSHR miss cycles system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 181139000 # number of ReadCleanReq MSHR miss cycles system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 181139000 # number of ReadCleanReq MSHR miss cycles system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 68370000 # number of ReadSharedReq MSHR miss cycles system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 68370000 # number of ReadSharedReq MSHR miss cycles system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 181139000 # number of demand (read+write) MSHR miss cycles system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 118983500 # number of demand (read+write) MSHR miss cycles system.cpu.l2cache.demand_mshr_miss_latency::total 300122500 # number of demand (read+write) MSHR miss cycles system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 181139000 # number of overall MSHR miss cycles system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 118983500 # number of overall MSHR miss cycles system.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher 188993302 # number of overall MSHR miss cycles system.cpu.l2cache.overall_mshr_miss_latency::total 489115802 # number of overall MSHR miss cycles system.cpu.l2cache.HardPFReq_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses system.cpu.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.500000 # mshr miss rate for UpgradeReq accesses system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.500000 # mshr miss rate for UpgradeReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.003354 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.003354 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.004087 # mshr miss rate for ReadCleanReq accesses system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.004087 # mshr miss rate for ReadCleanReq accesses system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.000779 # mshr miss rate for ReadSharedReq accesses system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.000779 # mshr miss rate for ReadSharedReq accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.004087 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.001150 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::total 0.002083 # mshr miss rate for demand accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.004087 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.001150 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.015575 # mshr miss rate for overall accesses system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher 6227.126919 # average HardPFReq mshr miss latency system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 6227.126919 # average HardPFReq mshr miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 17000 # average UpgradeReq mshr miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 17000 # average UpgradeReq mshr miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 68396.621622 # average ReadExReq mshr miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 68396.621622 # average ReadExReq mshr miss latency system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 61970.236059 # average ReadCleanReq mshr miss latency system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 61970.236059 # average ReadCleanReq mshr miss latency system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 66767.578125 # average ReadSharedReq mshr miss latency system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 66767.578125 # average ReadSharedReq mshr miss latency system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 61970.236059 # average overall mshr miss latency system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 67450.963719 # average overall mshr miss latency system.cpu.l2cache.demand_avg_mshr_miss_latency::total 64032.963516 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 61970.236059 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 67450.963719 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher 6227.126919 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_miss_latency::total 13959.979507 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.toL2Bus.trans_dist::ReadResp 2029851 # Transaction distribution system.cpu.toL2Bus.trans_dist::Writeback 966339 # Transaction distribution system.cpu.toL2Bus.trans_dist::CleanEvict 1033895 # Transaction distribution system.cpu.toL2Bus.trans_dist::HardPFReq 31761 # Transaction distribution system.cpu.toL2Bus.trans_dist::UpgradeReq 2 # Transaction distribution system.cpu.toL2Bus.trans_dist::UpgradeResp 2 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 220653 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 220653 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadCleanReq 716147 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadSharedReq 1313704 # Transaction distribution system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2122577 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 4377763 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count::total 6500340 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 45775424 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 160044544 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.pkt_size::total 205819968 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.snoops 32667 # Total snoops (count) system.cpu.toL2Bus.snoop_fanout::samples 4531746 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::mean 1.007009 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::stdev 0.083423 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::1 4499985 99.30% 99.30% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 31761 0.70% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::total 4531746 # Request fanout histogram system.cpu.toL2Bus.reqLayer0.occupancy 3216331500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 2.9 # Layer utilization (%) system.cpu.toL2Bus.respLayer0.occupancy 1074485469 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 1.0 # Layer utilization (%) system.cpu.toL2Bus.respLayer1.occupancy 2301553965 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 2.0 # Layer utilization (%) system.membus.trans_dist::ReadResp 6571 # Transaction distribution system.membus.trans_dist::UpgradeReq 1 # Transaction distribution system.membus.trans_dist::UpgradeResp 1 # Transaction distribution system.membus.trans_dist::ReadExReq 740 # Transaction distribution system.membus.trans_dist::ReadExResp 740 # Transaction distribution system.membus.trans_dist::ReadSharedReq 6571 # Transaction distribution system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 14624 # Packet count per connected master and slave (bytes) system.membus.pkt_count::total 14624 # Packet count per connected master and slave (bytes) system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 467904 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size::total 467904 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) system.membus.snoop_fanout::samples 7312 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.membus.snoop_fanout::0 7312 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram system.membus.snoop_fanout::total 7312 # Request fanout histogram system.membus.reqLayer0.occupancy 9348857 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) system.membus.respLayer1.occupancy 38261400 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.0 # Layer utilization (%) ---------- End Simulation Statistics ----------