---------- Begin Simulation Statistics ---------- sim_seconds 0.053932 # Number of seconds simulated sim_ticks 53932157000 # Number of ticks simulated final_tick 53932157000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks host_inst_rate 1371353 # Simulator instruction rate (inst/s) host_op_rate 1946078 # Simulator op (including micro ops) rate (op/s) host_tick_rate 1042965622 # Simulator tick rate (ticks/s) host_mem_usage 308436 # Number of bytes of host memory used host_seconds 51.71 # Real time elapsed on the host sim_insts 70913181 # Number of instructions simulated sim_ops 100632428 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks system.physmem.bytes_read::cpu.inst 312580272 # Number of bytes read from this memory system.physmem.bytes_read::cpu.data 106573345 # Number of bytes read from this memory system.physmem.bytes_read::total 419153617 # Number of bytes read from this memory system.physmem.bytes_inst_read::cpu.inst 312580272 # Number of instructions bytes read from this memory system.physmem.bytes_inst_read::total 312580272 # Number of instructions bytes read from this memory system.physmem.bytes_written::cpu.data 78660211 # Number of bytes written to this memory system.physmem.bytes_written::total 78660211 # Number of bytes written to this memory system.physmem.num_reads::cpu.inst 78145068 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 27156252 # Number of read requests responded to by this memory system.physmem.num_reads::total 105301320 # Number of read requests responded to by this memory system.physmem.num_writes::cpu.data 19865820 # Number of write requests responded to by this memory system.physmem.num_writes::total 19865820 # Number of write requests responded to by this memory system.physmem.bw_read::cpu.inst 5795805126 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu.data 1976063093 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::total 7771868220 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_inst_read::cpu.inst 5795805126 # Instruction read bandwidth from this memory (bytes/s) system.physmem.bw_inst_read::total 5795805126 # Instruction read bandwidth from this memory (bytes/s) system.physmem.bw_write::cpu.data 1458502967 # Write bandwidth from this memory (bytes/s) system.physmem.bw_write::total 1458502967 # Write bandwidth from this memory (bytes/s) system.physmem.bw_total::cpu.inst 5795805126 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu.data 3434566060 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::total 9230371187 # Total bandwidth to/from this memory (bytes/s) system.membus.throughput 9230371187 # Throughput (bytes/s) system.membus.data_through_bus 497813828 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses system.cpu.dtb.inst_hits 0 # ITB inst hits system.cpu.dtb.inst_misses 0 # ITB inst misses system.cpu.dtb.read_hits 0 # DTB read hits system.cpu.dtb.read_misses 0 # DTB read misses system.cpu.dtb.write_hits 0 # DTB write hits system.cpu.dtb.write_misses 0 # DTB write misses system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu.dtb.read_accesses 0 # DTB read accesses system.cpu.dtb.write_accesses 0 # DTB write accesses system.cpu.dtb.inst_accesses 0 # ITB inst accesses system.cpu.dtb.hits 0 # DTB hits system.cpu.dtb.misses 0 # DTB misses system.cpu.dtb.accesses 0 # DTB accesses system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses system.cpu.itb.inst_hits 0 # ITB inst hits system.cpu.itb.inst_misses 0 # ITB inst misses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.write_hits 0 # DTB write hits system.cpu.itb.write_misses 0 # DTB write misses system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu.itb.read_accesses 0 # DTB read accesses system.cpu.itb.write_accesses 0 # DTB write accesses system.cpu.itb.inst_accesses 0 # ITB inst accesses system.cpu.itb.hits 0 # DTB hits system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 1946 # Number of system calls system.cpu.numCycles 107864315 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 70913181 # Number of instructions committed system.cpu.committedOps 100632428 # Number of ops (including micro ops) committed system.cpu.num_int_alu_accesses 91472780 # Number of integer alu accesses system.cpu.num_fp_alu_accesses 56 # Number of float alu accesses system.cpu.num_func_calls 3311620 # number of times a function call or return occured system.cpu.num_conditional_control_insts 10748863 # number of instructions that are conditional controls system.cpu.num_int_insts 91472780 # number of integer instructions system.cpu.num_fp_insts 56 # number of float instructions system.cpu.num_int_register_reads 452305352 # number of times the integer registers were read system.cpu.num_int_register_writes 96252285 # number of times the integer registers were written system.cpu.num_fp_register_reads 36 # number of times the floating registers were read system.cpu.num_fp_register_writes 20 # number of times the floating registers were written system.cpu.num_mem_refs 47862847 # number of memory refs system.cpu.num_load_insts 27307108 # Number of load instructions system.cpu.num_store_insts 20555739 # Number of store instructions system.cpu.num_idle_cycles 0 # Number of idle cycles system.cpu.num_busy_cycles 107864315 # Number of busy cycles system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles system.cpu.idle_fraction 0 # Percentage of idle cycles system.cpu.Branches 13741485 # Number of branches fetched system.cpu.op_class::No_OpClass 0 0.00% 0.00% # Class of executed instruction system.cpu.op_class::IntAlu 52691402 52.36% 52.36% # Class of executed instruction system.cpu.op_class::IntMult 80119 0.08% 52.44% # Class of executed instruction system.cpu.op_class::IntDiv 0 0.00% 52.44% # Class of executed instruction system.cpu.op_class::FloatAdd 0 0.00% 52.44% # Class of executed instruction system.cpu.op_class::FloatCmp 0 0.00% 52.44% # Class of executed instruction system.cpu.op_class::FloatCvt 0 0.00% 52.44% # Class of executed instruction system.cpu.op_class::FloatMult 0 0.00% 52.44% # Class of executed instruction system.cpu.op_class::FloatDiv 0 0.00% 52.44% # Class of executed instruction system.cpu.op_class::FloatSqrt 0 0.00% 52.44% # Class of executed instruction system.cpu.op_class::SimdAdd 0 0.00% 52.44% # Class of executed instruction system.cpu.op_class::SimdAddAcc 0 0.00% 52.44% # Class of executed instruction system.cpu.op_class::SimdAlu 0 0.00% 52.44% # Class of executed instruction system.cpu.op_class::SimdCmp 0 0.00% 52.44% # Class of executed instruction system.cpu.op_class::SimdCvt 0 0.00% 52.44% # Class of executed instruction system.cpu.op_class::SimdMisc 0 0.00% 52.44% # Class of executed instruction system.cpu.op_class::SimdMult 0 0.00% 52.44% # Class of executed instruction system.cpu.op_class::SimdMultAcc 0 0.00% 52.44% # Class of executed instruction system.cpu.op_class::SimdShift 0 0.00% 52.44% # Class of executed instruction system.cpu.op_class::SimdShiftAcc 0 0.00% 52.44% # Class of executed instruction system.cpu.op_class::SimdSqrt 0 0.00% 52.44% # Class of executed instruction system.cpu.op_class::SimdFloatAdd 0 0.00% 52.44% # Class of executed instruction system.cpu.op_class::SimdFloatAlu 0 0.00% 52.44% # Class of executed instruction system.cpu.op_class::SimdFloatCmp 0 0.00% 52.44% # Class of executed instruction system.cpu.op_class::SimdFloatCvt 0 0.00% 52.44% # Class of executed instruction system.cpu.op_class::SimdFloatDiv 0 0.00% 52.44% # Class of executed instruction system.cpu.op_class::SimdFloatMisc 7 0.00% 52.44% # Class of executed instruction system.cpu.op_class::SimdFloatMult 0 0.00% 52.44% # Class of executed instruction system.cpu.op_class::SimdFloatMultAcc 0 0.00% 52.44% # Class of executed instruction system.cpu.op_class::SimdFloatSqrt 0 0.00% 52.44% # Class of executed instruction system.cpu.op_class::MemRead 27307108 27.13% 79.57% # Class of executed instruction system.cpu.op_class::MemWrite 20555739 20.43% 100.00% # Class of executed instruction system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction system.cpu.op_class::total 100634375 # Class of executed instruction ---------- End Simulation Statistics ----------