blob: e886e17b6b7fc99cee323974909953fa0fa998b1 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
|
---------- Begin Simulation Statistics ----------
host_inst_rate 125996 # Simulator instruction rate (inst/s)
host_mem_usage 255276 # Number of bytes of host memory used
host_seconds 13675.60 # Real time elapsed on the host
host_tick_rate 49983689 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 1723073909 # Number of instructions simulated
sim_seconds 0.683557 # Number of seconds simulated
sim_ticks 683557152000 # Number of ticks simulated
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.BTBHits 234099742 # Number of BTB hits
system.cpu.BPredUnit.BTBLookups 270988691 # Number of BTB lookups
system.cpu.BPredUnit.RASInCorrect 420 # Number of incorrect RAS predictions.
system.cpu.BPredUnit.condIncorrect 18127020 # Number of conditional branches incorrect
system.cpu.BPredUnit.condPredicted 253531298 # Number of conditional branches predicted
system.cpu.BPredUnit.lookups 308386285 # Number of BP lookups
system.cpu.BPredUnit.usedRAS 18030825 # Number of times the RAS was used to get a target.
system.cpu.commit.COM:branches 213462255 # Number of branches committed
system.cpu.commit.COM:bw_lim_events 50936466 # number cycles where commit BW limit reached
system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits
system.cpu.commit.COM:committed_per_cycle::samples 1236667650 # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::mean 1.393320 # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::stdev 2.013912 # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::0 558967899 45.20% 45.20% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::1 311836050 25.22% 70.42% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::2 140294902 11.34% 81.76% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::3 77547164 6.27% 88.03% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::4 37361268 3.02% 91.05% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::5 31181150 2.52% 93.57% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::6 14635226 1.18% 94.76% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::7 13907525 1.12% 95.88% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::8 50936466 4.12% 100.00% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::total 1236667650 # Number of insts commited each cycle
system.cpu.commit.COM:count 1723073927 # Number of instructions committed
system.cpu.commit.COM:fp_insts 36 # Number of committed floating point instructions.
system.cpu.commit.COM:function_calls 13665177 # Number of function calls committed.
system.cpu.commit.COM:int_insts 1536941901 # Number of committed integer instructions.
system.cpu.commit.COM:loads 485926783 # Number of loads committed
system.cpu.commit.COM:membars 62 # Number of memory barriers committed
system.cpu.commit.COM:refs 660773841 # Number of memory references committed
system.cpu.commit.COM:swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.branchMispredicts 18126668 # The number of times a branch was mispredicted
system.cpu.commit.commitCommittedInsts 1723073927 # The number of committed instructions
system.cpu.commit.commitNonSpecStalls 469 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts 561262265 # The number of squashed insts skipped by commit
system.cpu.committedInsts 1723073909 # Number of Instructions Simulated
system.cpu.committedInsts_total 1723073909 # Number of Instructions Simulated
system.cpu.cpi 0.793416 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.793416 # CPI: Total CPI of All Threads
system.cpu.dcache.LoadLockedReq_accesses 89 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_avg_miss_latency 38333.333333 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_hits 86 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_miss_latency 115000 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_rate 0.033708 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_misses 3 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_mshr_hits 3 # number of LoadLockedReq MSHR hits
system.cpu.dcache.ReadReq_accesses 507538299 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 14918.210159 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 11490.115727 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits 499588577 # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency 118595623500 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate 0.015663 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses 7949722 # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits 299488 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 87902074000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate 0.015073 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses 7650234 # number of ReadReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses 74 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits 74 # number of StoreCondReq hits
system.cpu.dcache.WriteReq_accesses 172586047 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 23458.776949 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 20845.524839 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits 168361233 # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency 99108969278 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate 0.024479 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses 4224814 # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits 2332947 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency 39436960540 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate 0.010962 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses 1891867 # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 3129.028905 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 19277.777778 # average number of cycles each access was blocked
system.cpu.dcache.avg_refs 70.000304 # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs 25082 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 9 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs 78482303 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 173500 # number of cycles access was blocked
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.demand_accesses 680124346 # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 17881.962218 # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 13344.968214 # average overall mshr miss latency
system.cpu.dcache.demand_hits 667949810 # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency 217704592778 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate 0.017900 # miss rate for demand accesses
system.cpu.dcache.demand_misses 12174536 # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits 2632435 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 127339034540 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate 0.014030 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses 9542101 # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0 0.997946 # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0 4087.586245 # Average occupied blocks per context
system.cpu.dcache.overall_accesses 680124346 # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 17881.962218 # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 13344.968214 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits 667949810 # number of overall hits
system.cpu.dcache.overall_miss_latency 217704592778 # number of overall miss cycles
system.cpu.dcache.overall_miss_rate 0.017900 # miss rate for overall accesses
system.cpu.dcache.overall_misses 12174536 # number of overall misses
system.cpu.dcache.overall_mshr_hits 2632435 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 127339034540 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate 0.014030 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses 9542101 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.dcache.replacements 9538005 # number of replacements
system.cpu.dcache.sampled_refs 9542101 # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse 4087.586245 # Cycle average of tags in use
system.cpu.dcache.total_refs 667949970 # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle 5054603000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks 3121989 # number of writebacks
system.cpu.decode.DECODE:BlockedCycles 147560850 # Number of cycles decode is blocked
system.cpu.decode.DECODE:BranchMispred 636 # Number of times decode detected a branch misprediction
system.cpu.decode.DECODE:BranchResolved 47355692 # Number of times decode resolved a branch
system.cpu.decode.DECODE:DecodedInsts 2426461717 # Number of instructions handled by decode
system.cpu.decode.DECODE:IdleCycles 611352233 # Number of cycles decode is idle
system.cpu.decode.DECODE:RunCycles 463432927 # Number of cycles decode is running
system.cpu.decode.DECODE:SquashCycles 80642265 # Number of cycles decode is squashing
system.cpu.decode.DECODE:SquashedInsts 2276 # Number of squashed instructions handled by decode
system.cpu.decode.DECODE:UnblockCycles 14321639 # Number of cycles decode is unblocking
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.fetch.Branches 308386285 # Number of branches that fetch encountered
system.cpu.fetch.CacheLines 291049356 # Number of cache lines fetched
system.cpu.fetch.Cycles 486495532 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes 5722216 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts 2234143439 # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles 272 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles 20492527 # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate 0.225575 # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles 291049356 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches 252130567 # Number of branches that fetch has predicted taken
system.cpu.fetch.rate 1.634204 # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples 1317309914 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 1.875583 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 2.855181 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 830814434 63.07% 63.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 33726973 2.56% 65.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 60219137 4.57% 70.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 62511674 4.75% 74.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 52124887 3.96% 78.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 58187439 4.42% 83.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 53878376 4.09% 87.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 20459280 1.55% 88.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 145387714 11.04% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 1317309914 # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads 43 # number of floating regfile reads
system.cpu.fp_regfile_writes 35 # number of floating regfile writes
system.cpu.icache.ReadReq_accesses 291049356 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 34505.208333 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 34374.125874 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits 291048396 # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency 33125000 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate 0.000003 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses 960 # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits 245 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency 24577500 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate 0.000002 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses 715 # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.icache.avg_refs 407060.693706 # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.demand_accesses 291049356 # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 34505.208333 # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 34374.125874 # average overall mshr miss latency
system.cpu.icache.demand_hits 291048396 # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency 33125000 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate 0.000003 # miss rate for demand accesses
system.cpu.icache.demand_misses 960 # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits 245 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency 24577500 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate 0.000002 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses 715 # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.occ_%::0 0.282759 # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0 579.089793 # Average occupied blocks per context
system.cpu.icache.overall_accesses 291049356 # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 34505.208333 # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 34374.125874 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.icache.overall_hits 291048396 # number of overall hits
system.cpu.icache.overall_miss_latency 33125000 # number of overall miss cycles
system.cpu.icache.overall_miss_rate 0.000003 # miss rate for overall accesses
system.cpu.icache.overall_misses 960 # number of overall misses
system.cpu.icache.overall_mshr_hits 245 # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency 24577500 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate 0.000002 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses 715 # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.icache.replacements 8 # number of replacements
system.cpu.icache.sampled_refs 715 # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse 579.089793 # Cycle average of tags in use
system.cpu.icache.total_refs 291048396 # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks 0 # number of writebacks
system.cpu.idleCycles 49804391 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.EXEC:branches 234697761 # Number of branches executed
system.cpu.iew.EXEC:nop 547 # number of nop insts executed
system.cpu.iew.EXEC:rate 1.436470 # Inst execution rate
system.cpu.iew.EXEC:refs 750034372 # number of memory reference insts executed
system.cpu.iew.EXEC:stores 187740498 # Number of stores executed
system.cpu.iew.EXEC:swp 0 # number of swp insts executed
system.cpu.iew.WB:consumers 2269897341 # num instructions consuming a value
system.cpu.iew.WB:count 1942898831 # cumulative count of insts written-back
system.cpu.iew.WB:fanout 0.550573 # average fanout of values written-back
system.cpu.iew.WB:penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.WB:penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.iew.WB:producers 1249744182 # num instructions producing a value
system.cpu.iew.WB:rate 1.421168 # insts written-back per cycle
system.cpu.iew.WB:sent 1949681228 # cumulative count of insts sent to commit
system.cpu.iew.branchMispredicts 19483021 # Number of branch mispredicts detected at execute
system.cpu.iew.iewBlockCycles 24433414 # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts 645564584 # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts 589 # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts 5964223 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts 233715447 # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts 2284224586 # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts 562293874 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 22044144 # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts 1963818585 # Number of executed instructions
system.cpu.iew.iewIQFullEvents 950332 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents 75248 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles 80642265 # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles 2065851 # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread.0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread.0.cacheBlocked 185250 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread.0.forwLoads 50987012 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread.0.ignoredResponses 396924 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread.0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread.0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread.0.memOrderViolation 2672523 # Number of memory ordering violations
system.cpu.iew.lsq.thread.0.rescheduledLoads 1 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread.0.squashedLoads 159637800 # Number of loads squashed
system.cpu.iew.lsq.thread.0.squashedStores 58868389 # Number of stores squashed
system.cpu.iew.memOrderViolationEvents 2672523 # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect 3281489 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect 16201532 # Number of branches that were predicted taken incorrectly
system.cpu.int_regfile_reads 5066759971 # number of integer regfile reads
system.cpu.int_regfile_writes 1546862528 # number of integer regfile writes
system.cpu.ipc 1.260373 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.260373 # IPC: Total IPC of All Threads
system.cpu.iq.ISSUE:FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::IntAlu 1224165403 61.64% 61.64% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::IntMult 1261545 0.06% 61.71% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::IntDiv 0 0.00% 61.71% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::FloatAdd 2 0.00% 61.71% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::FloatCmp 0 0.00% 61.71% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::FloatCvt 0 0.00% 61.71% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::FloatMult 0 0.00% 61.71% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::FloatDiv 0 0.00% 61.71% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::FloatSqrt 0 0.00% 61.71% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdAdd 0 0.00% 61.71% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdAddAcc 0 0.00% 61.71% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdAlu 0 0.00% 61.71% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdCmp 0 0.00% 61.71% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdCvt 0 0.00% 61.71% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdMisc 0 0.00% 61.71% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdMult 0 0.00% 61.71% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdMultAcc 0 0.00% 61.71% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdShift 0 0.00% 61.71% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdShiftAcc 0 0.00% 61.71% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdSqrt 0 0.00% 61.71% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatAdd 0 0.00% 61.71% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatAlu 0 0.00% 61.71% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatCmp 0 0.00% 61.71% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatCvt 6 0.00% 61.71% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatDiv 1 0.00% 61.71% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatMisc 7 0.00% 61.71% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatMult 0 0.00% 61.71% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatMultAcc 0 0.00% 61.71% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatSqrt 0 0.00% 61.71% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::MemRead 570988512 28.75% 90.46% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::MemWrite 189447253 9.54% 100.00% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::total 1985862729 # Type of FU issued
system.cpu.iq.ISSUE:fu_busy_cnt 19986735 # FU busy when requested
system.cpu.iq.ISSUE:fu_busy_rate 0.010065 # FU busy rate (busy events/executed inst)
system.cpu.iq.ISSUE:fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::IntAlu 275137 1.38% 1.38% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::IntMult 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::IntDiv 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::FloatAdd 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::FloatCmp 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::FloatCvt 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::FloatMult 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::FloatDiv 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::FloatSqrt 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdAdd 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdAddAcc 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdAlu 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdCmp 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdCvt 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdMisc 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdMult 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdMultAcc 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdShift 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdShiftAcc 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdSqrt 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatAdd 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatAlu 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatCmp 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatCvt 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatDiv 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatMisc 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatMult 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatMultAcc 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::SimdFloatSqrt 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::MemRead 19210300 96.12% 97.49% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::MemWrite 501298 2.51% 100.00% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.ISSUE:issued_per_cycle::samples 1317309914 # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::mean 1.507514 # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::stdev 1.580852 # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::0 464070867 35.23% 35.23% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::1 308173295 23.39% 58.62% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::2 229356697 17.41% 76.03% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::3 153235086 11.63% 87.67% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::4 89874952 6.82% 94.49% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::5 46390462 3.52% 98.01% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::6 16857883 1.28% 99.29% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::7 8134010 0.62% 99.91% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::8 1216662 0.09% 100.00% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::total 1317309914 # Number of insts issued each cycle
system.cpu.iq.ISSUE:rate 1.452595 # Inst issue rate
system.cpu.iq.fp_alu_accesses 77 # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads 148 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses 51 # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes 110 # Number of floating instruction queue writes
system.cpu.iq.int_alu_accesses 2005849387 # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads 5310203358 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses 1942898780 # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes 2844721675 # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded 2284223375 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued 1985862729 # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded 664 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined 557961709 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued 1181399 # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved 195 # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined 1018791198 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.inst_accesses 0 # ITB inst accesses
system.cpu.itb.inst_hits 0 # ITB inst hits
system.cpu.itb.inst_misses 0 # ITB inst misses
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.l2cache.ReadExReq_accesses 1891872 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_avg_miss_latency 34461.042777 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31326.781802 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_hits 979846 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_miss_latency 31429367000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_rate 0.482076 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_misses 912026 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency 28570839500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.482076 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses 912026 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadReq_accesses 7650944 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_avg_miss_latency 34297.265152 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31122.429712 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_hits 5630539 # number of ReadReq hits
system.cpu.l2cache.ReadReq_miss_latency 69294366000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_rate 0.264073 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_misses 2020405 # number of ReadReq misses
system.cpu.l2cache.ReadReq_mshr_hits 9 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_miss_latency 62879632500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate 0.264071 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_misses 2020396 # number of ReadReq MSHR misses
system.cpu.l2cache.Writeback_accesses 3121989 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_hits 3121989 # number of Writeback hits
system.cpu.l2cache.avg_blocked_cycles::no_mshrs 3894.751535 # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.l2cache.avg_refs 2.653371 # Average number of references to valid blocks.
system.cpu.l2cache.blocked::no_mshrs 3582 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_mshrs 13951000 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.demand_accesses 9542816 # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency 34348.202225 # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency 31185.986192 # average overall mshr miss latency
system.cpu.l2cache.demand_hits 6610385 # number of demand (read+write) hits
system.cpu.l2cache.demand_miss_latency 100723733000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate 0.307292 # miss rate for demand accesses
system.cpu.l2cache.demand_misses 2932431 # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits 9 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_miss_latency 91450472000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate 0.307291 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses 2932422 # number of demand (read+write) MSHR misses
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.occ_%::0 0.491178 # Average percentage of cache occupancy
system.cpu.l2cache.occ_%::1 0.327642 # Average percentage of cache occupancy
system.cpu.l2cache.occ_blocks::0 16094.912992 # Average occupied blocks per context
system.cpu.l2cache.occ_blocks::1 10736.176193 # Average occupied blocks per context
system.cpu.l2cache.overall_accesses 9542816 # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency 34348.202225 # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 31185.986192 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.l2cache.overall_hits 6610385 # number of overall hits
system.cpu.l2cache.overall_miss_latency 100723733000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate 0.307292 # miss rate for overall accesses
system.cpu.l2cache.overall_misses 2932431 # number of overall misses
system.cpu.l2cache.overall_mshr_hits 9 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_miss_latency 91450472000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate 0.307291 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses 2932422 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.l2cache.replacements 2920032 # number of replacements
system.cpu.l2cache.sampled_refs 2947354 # Sample count of references to valid blocks.
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.l2cache.tagsinuse 26831.089185 # Cycle average of tags in use
system.cpu.l2cache.total_refs 7820423 # Total number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 144225858000 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.writebacks 1216371 # number of writebacks
system.cpu.memDep0.conflictingLoads 145182889 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 105876264 # Number of conflicting stores.
system.cpu.memDep0.insertedLoads 645564584 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 233715447 # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads 2966427922 # number of misc regfile reads
system.cpu.misc_regfile_writes 896 # number of misc regfile writes
system.cpu.numCycles 1367114305 # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.rename.RENAME:BlockCycles 68709037 # Number of cycles rename is blocking
system.cpu.rename.RENAME:CommittedMaps 1360917764 # Number of HB maps that are committed
system.cpu.rename.RENAME:IQFullEvents 18606012 # Number of times rename has blocked due to IQ full
system.cpu.rename.RENAME:IdleCycles 637141872 # Number of cycles rename is idle
system.cpu.rename.RENAME:LSQFullEvents 55034011 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RENAME:ROBFullEvents 10097 # Number of times rename has blocked due to ROB full
system.cpu.rename.RENAME:RenameLookups 6548789867 # Number of register rename lookups that rename has made
system.cpu.rename.RENAME:RenamedInsts 2371291968 # Number of instructions processed by rename
system.cpu.rename.RENAME:RenamedOperands 1861474045 # Number of destination operands rename has renamed
system.cpu.rename.RENAME:RunCycles 450935240 # Number of cycles rename is running
system.cpu.rename.RENAME:SquashCycles 80642265 # Number of cycles rename is squashing
system.cpu.rename.RENAME:UnblockCycles 79866570 # Number of cycles rename is unblocking
system.cpu.rename.RENAME:UndoneMaps 500556278 # Number of HB maps that are undone due to squashing
system.cpu.rename.RENAME:fp_rename_lookups 429 # Number of floating rename lookups
system.cpu.rename.RENAME:int_rename_lookups 6548789438 # Number of integer rename lookups
system.cpu.rename.RENAME:serializeStallCycles 14930 # count of cycles rename stalled for serializing inst
system.cpu.rename.RENAME:serializingInsts 647 # count of serializing insts renamed
system.cpu.rename.RENAME:skidInsts 148781529 # count of insts added to the skid buffer
system.cpu.rename.RENAME:tempSerializingInsts 642 # count of temporary serializing insts renamed
system.cpu.rob.rob_reads 3470066777 # The number of ROB reads
system.cpu.rob.rob_writes 4649325132 # The number of ROB writes
system.cpu.timesIdled 1578606 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.PROG:num_syscalls 46 # Number of system calls
---------- End Simulation Statistics ----------
|
