blob: bdc20c8ecc0ecf874a13c07f622eb15bf7d1130a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
|
---------- Begin Simulation Statistics ----------
sim_seconds 1.907549 # Number of seconds simulated
sim_ticks 1907549438500 # Number of ticks simulated
final_tick 1907549438500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 238870 # Simulator instruction rate (inst/s)
host_op_rate 238870 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 8039623402 # Simulator tick rate (ticks/s)
host_mem_usage 342472 # Number of bytes of host memory used
host_seconds 237.27 # Real time elapsed on the host
sim_insts 56676315 # Number of instructions simulated
sim_ops 56676315 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu0.inst 857728 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data 24440448 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst 121088 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data 888256 # Number of bytes read from this memory
system.physmem.bytes_read::tsunami.ide 960 # Number of bytes read from this memory
system.physmem.bytes_read::total 26308480 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst 857728 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst 121088 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 978816 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 7911424 # Number of bytes written to this memory
system.physmem.bytes_written::total 7911424 # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst 13402 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data 381882 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst 1892 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data 13879 # Number of read requests responded to by this memory
system.physmem.num_reads::tsunami.ide 15 # Number of read requests responded to by this memory
system.physmem.num_reads::total 411070 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 123616 # Number of write requests responded to by this memory
system.physmem.num_writes::total 123616 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst 449649 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data 12812485 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst 63478 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data 465653 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::tsunami.ide 503 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 13791768 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst 449649 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst 63478 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 513127 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 4147428 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 4147428 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 4147428 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst 449649 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data 12812485 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst 63478 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data 465653 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::tsunami.ide 503 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 17939196 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 411070 # Number of read requests accepted
system.physmem.writeReqs 123616 # Number of write requests accepted
system.physmem.readBursts 411070 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 123616 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 26300288 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 8192 # Total number of bytes read from write queue
system.physmem.bytesWritten 7909696 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 26308480 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 7911424 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 128 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 26240 # Per bank write bursts
system.physmem.perBankRdBursts::1 25986 # Per bank write bursts
system.physmem.perBankRdBursts::2 25958 # Per bank write bursts
system.physmem.perBankRdBursts::3 25690 # Per bank write bursts
system.physmem.perBankRdBursts::4 25582 # Per bank write bursts
system.physmem.perBankRdBursts::5 25570 # Per bank write bursts
system.physmem.perBankRdBursts::6 25628 # Per bank write bursts
system.physmem.perBankRdBursts::7 25343 # Per bank write bursts
system.physmem.perBankRdBursts::8 25590 # Per bank write bursts
system.physmem.perBankRdBursts::9 25698 # Per bank write bursts
system.physmem.perBankRdBursts::10 25929 # Per bank write bursts
system.physmem.perBankRdBursts::11 25525 # Per bank write bursts
system.physmem.perBankRdBursts::12 26076 # Per bank write bursts
system.physmem.perBankRdBursts::13 25420 # Per bank write bursts
system.physmem.perBankRdBursts::14 25099 # Per bank write bursts
system.physmem.perBankRdBursts::15 25608 # Per bank write bursts
system.physmem.perBankWrBursts::0 8587 # Per bank write bursts
system.physmem.perBankWrBursts::1 8090 # Per bank write bursts
system.physmem.perBankWrBursts::2 7940 # Per bank write bursts
system.physmem.perBankWrBursts::3 7436 # Per bank write bursts
system.physmem.perBankWrBursts::4 7275 # Per bank write bursts
system.physmem.perBankWrBursts::5 7415 # Per bank write bursts
system.physmem.perBankWrBursts::6 7544 # Per bank write bursts
system.physmem.perBankWrBursts::7 7156 # Per bank write bursts
system.physmem.perBankWrBursts::8 7532 # Per bank write bursts
system.physmem.perBankWrBursts::9 7639 # Per bank write bursts
system.physmem.perBankWrBursts::10 7820 # Per bank write bursts
system.physmem.perBankWrBursts::11 7739 # Per bank write bursts
system.physmem.perBankWrBursts::12 8260 # Per bank write bursts
system.physmem.perBankWrBursts::13 7848 # Per bank write bursts
system.physmem.perBankWrBursts::14 7518 # Per bank write bursts
system.physmem.perBankWrBursts::15 7790 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 73 # Number of times write queue was full causing retry
system.physmem.totGap 1907545081500 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 411070 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 123616 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 316681 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 38865 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 30168 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 25023 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 157 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 26 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 8 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 7 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 1506 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 2688 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 3344 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 4408 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 5702 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 6666 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 7521 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 8639 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 7155 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 7738 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 8229 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 7919 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 7234 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 7253 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 7173 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 7524 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 6449 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 6711 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 778 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 552 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 357 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 289 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 317 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 295 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 306 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 277 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 287 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 300 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 340 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 374 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 376 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 270 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 283 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 284 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 412 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 293 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 245 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 288 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 235 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 241 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 201 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 297 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 223 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 243 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 360 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 442 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 232 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 158 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 187 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 64388 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 531.308940 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 323.701196 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 416.289256 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 14473 22.48% 22.48% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 11513 17.88% 40.36% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 5038 7.82% 48.18% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 2819 4.38% 52.56% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 2271 3.53% 56.09% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 1853 2.88% 58.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 1969 3.06% 62.02% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 1608 2.50% 64.52% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 22844 35.48% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 64388 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 5502 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 74.686478 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 2827.616380 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-8191 5499 99.95% 99.95% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::40960-49151 1 0.02% 99.96% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::57344-65535 1 0.02% 99.98% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::196608-204799 1 0.02% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 5502 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 5502 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 22.462559 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 18.761271 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 24.372868 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16-23 4982 90.55% 90.55% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::24-31 39 0.71% 91.26% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::32-39 171 3.11% 94.37% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::40-47 6 0.11% 94.47% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::48-55 5 0.09% 94.57% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::56-63 13 0.24% 94.80% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::64-71 3 0.05% 94.86% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::72-79 6 0.11% 94.97% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::80-87 29 0.53% 95.49% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::88-95 6 0.11% 95.60% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::96-103 149 2.71% 98.31% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::104-111 8 0.15% 98.46% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::112-119 14 0.25% 98.71% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::120-127 3 0.05% 98.76% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::128-135 12 0.22% 98.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::136-143 2 0.04% 99.02% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::144-151 1 0.02% 99.04% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::152-159 1 0.02% 99.05% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::168-175 2 0.04% 99.09% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::176-183 11 0.20% 99.29% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::184-191 6 0.11% 99.40% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::192-199 14 0.25% 99.65% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::200-207 3 0.05% 99.71% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::208-215 1 0.02% 99.73% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::216-223 8 0.15% 99.87% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::224-231 5 0.09% 99.96% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::256-263 1 0.02% 99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::264-271 1 0.02% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 5502 # Writes before turning the bus around for reads
system.physmem.totQLat 8174654750 # Total ticks spent queuing
system.physmem.totMemAccLat 15879817250 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 2054710000 # Total ticks spent in databus transfers
system.physmem.avgQLat 19892.48 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 38642.48 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 13.79 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 4.15 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 13.79 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 4.15 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 0.14 # Data bus utilization in percentage
system.physmem.busUtilRead 0.11 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.03 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 2.34 # Average read queue length when enqueuing
system.physmem.avgWrQLen 26.44 # Average write queue length when enqueuing
system.physmem.readRowHits 370634 # Number of row buffer hits during reads
system.physmem.writeRowHits 99508 # Number of row buffer hits during writes
system.physmem.readRowHitRate 90.19 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 80.50 # Row buffer hit rate for writes
system.physmem.avgGap 3567598.71 # Average gap between requests
system.physmem.pageHitRate 87.95 # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy 229108320 # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy 121773960 # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy 1470818580 # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy 320732460 # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy 3850104960.000001 # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy 4304249550 # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy 244489440 # Energy for precharge background per rank (pJ)
system.physmem_0.actPowerDownEnergy 8392475940 # Energy for active power-down per rank (pJ)
system.physmem_0.prePowerDownEnergy 4645539360 # Energy for precharge power-down per rank (pJ)
system.physmem_0.selfRefreshEnergy 448697608680 # Energy for self refresh per rank (pJ)
system.physmem_0.totalEnergy 472278008880 # Total energy per rank (pJ)
system.physmem_0.averagePower 247.583627 # Core power per rank (mW)
system.physmem_0.totalIdleTime 1897458465500 # Total Idle time Per DRAM Rank
system.physmem_0.memoryStateTime::IDLE 385946750 # Time in different power states
system.physmem_0.memoryStateTime::REF 1635552000 # Time in different power states
system.physmem_0.memoryStateTime::SREF 1866968885000 # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN 12097849250 # Time in different power states
system.physmem_0.memoryStateTime::ACT 8056520750 # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN 18404684750 # Time in different power states
system.physmem_1.actEnergy 230629140 # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy 122578500 # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy 1463307300 # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy 324402120 # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy 3763440720.000001 # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy 4252821870 # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy 240122400 # Energy for precharge background per rank (pJ)
system.physmem_1.actPowerDownEnergy 8356841250 # Energy for active power-down per rank (pJ)
system.physmem_1.prePowerDownEnergy 4387202880 # Energy for precharge power-down per rank (pJ)
system.physmem_1.selfRefreshEnergy 448891199505 # Energy for self refresh per rank (pJ)
system.physmem_1.totalEnergy 472033988085 # Total energy per rank (pJ)
system.physmem_1.averagePower 247.455703 # Core power per rank (mW)
system.physmem_1.totalIdleTime 1897589722250 # Total Idle time Per DRAM Rank
system.physmem_1.memoryStateTime::IDLE 380622500 # Time in different power states
system.physmem_1.memoryStateTime::REF 1598754000 # Time in different power states
system.physmem_1.memoryStateTime::SREF 1867843123750 # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN 11424948500 # Time in different power states
system.physmem_1.memoryStateTime::ACT 7975953750 # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN 18326036000 # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups 16746871 # Number of BP lookups
system.cpu0.branchPred.condPredicted 14324468 # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect 462281 # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups 10727156 # Number of BTB lookups
system.cpu0.branchPred.BTBHits 4756454 # Number of BTB hits
system.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct 44.340308 # BTB Hit Percentage
system.cpu0.branchPred.usedRAS 926491 # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect 34071 # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups 5119287 # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits 497756 # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses 4621531 # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted 206577 # Number of mispredicted indirect branches.
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu0.dtb.fetch_hits 0 # ITB hits
system.cpu0.dtb.fetch_misses 0 # ITB misses
system.cpu0.dtb.fetch_acv 0 # ITB acv
system.cpu0.dtb.fetch_accesses 0 # ITB accesses
system.cpu0.dtb.read_hits 9412979 # DTB read hits
system.cpu0.dtb.read_misses 34328 # DTB read misses
system.cpu0.dtb.read_acv 621 # DTB read access violations
system.cpu0.dtb.read_accesses 567042 # DTB read accesses
system.cpu0.dtb.write_hits 5709982 # DTB write hits
system.cpu0.dtb.write_misses 8326 # DTB write misses
system.cpu0.dtb.write_acv 453 # DTB write access violations
system.cpu0.dtb.write_accesses 184750 # DTB write accesses
system.cpu0.dtb.data_hits 15122961 # DTB hits
system.cpu0.dtb.data_misses 42654 # DTB misses
system.cpu0.dtb.data_acv 1074 # DTB access violations
system.cpu0.dtb.data_accesses 751792 # DTB accesses
system.cpu0.itb.fetch_hits 1307701 # ITB hits
system.cpu0.itb.fetch_misses 6903 # ITB misses
system.cpu0.itb.fetch_acv 605 # ITB acv
system.cpu0.itb.fetch_accesses 1314604 # ITB accesses
system.cpu0.itb.read_hits 0 # DTB read hits
system.cpu0.itb.read_misses 0 # DTB read misses
system.cpu0.itb.read_acv 0 # DTB read access violations
system.cpu0.itb.read_accesses 0 # DTB read accesses
system.cpu0.itb.write_hits 0 # DTB write hits
system.cpu0.itb.write_misses 0 # DTB write misses
system.cpu0.itb.write_acv 0 # DTB write access violations
system.cpu0.itb.write_accesses 0 # DTB write accesses
system.cpu0.itb.data_hits 0 # DTB hits
system.cpu0.itb.data_misses 0 # DTB misses
system.cpu0.itb.data_acv 0 # DTB access violations
system.cpu0.itb.data_accesses 0 # DTB accesses
system.cpu0.numPwrStateTransitions 12949 # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples 6475 # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean 285376318.378378 # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev 440714536.369915 # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10 6475 100.00% 100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value 79500 # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value 2000000000 # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total 6475 # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON 59737777000 # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 1847811661500 # Cumulative time (in ticks) in various power states
system.cpu0.numCycles 119482029 # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles 25760123 # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts 73391497 # Number of instructions fetch has processed
system.cpu0.fetch.Branches 16746871 # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches 6180701 # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles 86881424 # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles 1333696 # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles 1 # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles 31404 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles 137910 # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles 424032 # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles 391 # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines 8451225 # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes 316387 # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples 113902133 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean 0.644338 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev 1.954525 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0 100270966 88.03% 88.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1 886228 0.78% 88.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2 1867927 1.64% 90.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3 772028 0.68% 91.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4 2612142 2.29% 93.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5 579506 0.51% 93.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6 682297 0.60% 94.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7 834861 0.73% 95.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8 5396178 4.74% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total 113902133 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate 0.140162 # Number of branch fetches per cycle
system.cpu0.fetch.rate 0.614247 # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles 20705856 # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles 82013409 # Number of cycles decode is blocked
system.cpu0.decode.RunCycles 8738075 # Number of cycles decode is running
system.cpu0.decode.UnblockCycles 1805880 # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles 638912 # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved 611998 # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred 28528 # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts 63750944 # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts 85334 # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles 638912 # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles 21566893 # Number of cycles rename is idle
system.cpu0.rename.BlockCycles 55682864 # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles 17571842 # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles 9616135 # Number of cycles rename is running
system.cpu0.rename.UnblockCycles 8825485 # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts 61313705 # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents 198555 # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents 2000786 # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents 244905 # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents 4945993 # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands 41348673 # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups 74029068 # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups 73897769 # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups 122571 # Number of floating rename lookups
system.cpu0.rename.CommittedMaps 33810397 # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps 7538276 # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts 1420468 # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts 230583 # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts 12282803 # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads 9801073 # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores 6065767 # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads 1438850 # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores 936003 # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded 54214575 # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded 1853218 # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued 52616152 # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued 74253 # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined 9353064 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined 4027640 # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved 1289091 # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples 113902133 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean 0.461942 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev 1.202978 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0 92500805 81.21% 81.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1 9147500 8.03% 89.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2 3821730 3.36% 92.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3 2743420 2.41% 95.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4 2859412 2.51% 97.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5 1408857 1.24% 98.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6 945269 0.83% 99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7 359735 0.32% 99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8 115405 0.10% 100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total 113902133 # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu 168885 16.81% 16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult 0 0.00% 16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv 0 0.00% 16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd 0 0.00% 16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp 0 0.00% 16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt 0 0.00% 16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult 0 0.00% 16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc 0 0.00% 16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv 0 0.00% 16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc 0 0.00% 16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd 0 0.00% 16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu 0 0.00% 16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp 0 0.00% 16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt 0 0.00% 16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc 0 0.00% 16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult 0 0.00% 16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift 0 0.00% 16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead 486832 48.47% 65.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite 300564 29.92% 95.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead 26620 2.65% 97.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite 21571 2.15% 100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass 2537 0.00% 0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu 36110587 68.63% 68.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult 55774 0.11% 68.74% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 68.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd 25398 0.05% 68.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 68.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 68.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 68.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc 0 0.00% 68.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv 1267 0.00% 68.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc 0 0.00% 68.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 68.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 68.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 68.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 68.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 68.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 68.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc 0 0.00% 68.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 68.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 68.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift 0 0.00% 68.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc 0 0.00% 68.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 68.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 68.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 68.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 68.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 68.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 68.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc 0 0.00% 68.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 68.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 68.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 68.79% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead 9721676 18.48% 87.27% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite 5686986 10.81% 98.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead 122455 0.23% 98.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite 110756 0.21% 98.52% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess 778716 1.48% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total 52616152 # Type of FU issued
system.cpu0.iq.rate 0.440369 # Inst issue rate
system.cpu0.iq.fu_busy_cnt 1004472 # FU busy when requested
system.cpu0.iq.fu_busy_rate 0.019091 # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads 219643746 # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes 65164078 # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses 50897823 # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads 569416 # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes 274599 # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses 257683 # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses 53310020 # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses 308067 # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads 606515 # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads 1936563 # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses 4258 # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation 18275 # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores 663361 # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads 18355 # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked 359900 # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles 638912 # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles 52175649 # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles 1047801 # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts 59607584 # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts 159494 # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts 9801073 # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts 6065767 # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts 1641866 # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents 39898 # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents 807337 # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents 18275 # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect 179860 # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect 504304 # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts 684164 # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts 51934418 # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts 9472740 # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts 681734 # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp 0 # number of swp insts executed
system.cpu0.iew.exec_nop 3539791 # number of nop insts executed
system.cpu0.iew.exec_refs 15207952 # number of memory reference insts executed
system.cpu0.iew.exec_branches 8258466 # Number of branches executed
system.cpu0.iew.exec_stores 5735212 # Number of stores executed
system.cpu0.iew.exec_rate 0.434663 # Inst execution rate
system.cpu0.iew.wb_sent 51337506 # cumulative count of insts sent to commit
system.cpu0.iew.wb_count 51155506 # cumulative count of insts written-back
system.cpu0.iew.wb_producers 26224773 # num instructions producing a value
system.cpu0.iew.wb_consumers 36250862 # num instructions consuming a value
system.cpu0.iew.wb_rate 0.428144 # insts written-back per cycle
system.cpu0.iew.wb_fanout 0.723425 # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts 9849450 # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls 564127 # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts 611071 # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples 112190301 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean 0.442089 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev 1.364280 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0 94635636 84.35% 84.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1 6985533 6.23% 90.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2 3776917 3.37% 93.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3 2005568 1.79% 95.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4 1565673 1.40% 97.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5 565948 0.50% 97.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6 418764 0.37% 98.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7 453132 0.40% 98.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8 1783130 1.59% 100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total 112190301 # Number of insts commited each cycle
system.cpu0.commit.committedInsts 49598051 # Number of instructions committed
system.cpu0.commit.committedOps 49598051 # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu0.commit.refs 13266916 # Number of memory references committed
system.cpu0.commit.loads 7864510 # Number of loads committed
system.cpu0.commit.membars 192309 # Number of memory barriers committed
system.cpu0.commit.branches 7509354 # Number of branches committed
system.cpu0.commit.fp_insts 248727 # Number of committed floating point instructions.
system.cpu0.commit.int_insts 45907115 # Number of committed integer instructions.
system.cpu0.commit.function_calls 632192 # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass 2885858 5.82% 5.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu 32387672 65.30% 71.12% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult 54445 0.11% 71.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv 0 0.00% 71.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd 24929 0.05% 71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp 0 0.00% 71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt 0 0.00% 71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult 0 0.00% 71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc 0 0.00% 71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv 1267 0.00% 71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc 0 0.00% 71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt 0 0.00% 71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd 0 0.00% 71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc 0 0.00% 71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu 0 0.00% 71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp 0 0.00% 71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt 0 0.00% 71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc 0 0.00% 71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult 0 0.00% 71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc 0 0.00% 71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift 0 0.00% 71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc 0 0.00% 71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt 0 0.00% 71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd 0 0.00% 71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu 0 0.00% 71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp 0 0.00% 71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt 0 0.00% 71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv 0 0.00% 71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc 0 0.00% 71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult 0 0.00% 71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc 0 0.00% 71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt 0 0.00% 71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead 7943636 16.02% 87.30% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite 5298998 10.68% 97.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead 113183 0.23% 98.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite 109348 0.22% 98.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess 778715 1.57% 100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total 49598051 # Class of committed instruction
system.cpu0.commit.bw_lim_events 1783130 # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads 169680194 # The number of ROB reads
system.cpu0.rob.rob_writes 120607262 # The number of ROB writes
system.cpu0.timesIdled 481372 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles 5579896 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles 3694980588 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts 46714728 # Number of Instructions Simulated
system.cpu0.committedOps 46714728 # Number of Ops (including micro ops) Simulated
system.cpu0.cpi 2.557695 # CPI: Cycles Per Instruction
system.cpu0.cpi_total 2.557695 # CPI: Total CPI of All Threads
system.cpu0.ipc 0.390977 # IPC: Instructions Per Cycle
system.cpu0.ipc_total 0.390977 # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads 68002622 # number of integer regfile reads
system.cpu0.int_regfile_writes 37262146 # number of integer regfile writes
system.cpu0.fp_regfile_reads 121389 # number of floating regfile reads
system.cpu0.fp_regfile_writes 130195 # number of floating regfile writes
system.cpu0.misc_regfile_reads 1657828 # number of misc regfile reads
system.cpu0.misc_regfile_writes 782201 # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements 1253317 # number of replacements
system.cpu0.dcache.tags.tagsinuse 506.016530 # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs 10648438 # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs 1253753 # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs 8.493250 # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle 28164500 # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data 506.016530 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data 0.988314 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total 0.988314 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024 436 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2 414 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3 22 # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024 0.851562 # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses 56881554 # Number of tag accesses
system.cpu0.dcache.tags.data_accesses 56881554 # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data 6768789 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total 6768789 # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data 3521179 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total 3521179 # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 174329 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total 174329 # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data 179913 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total 179913 # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data 10289968 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total 10289968 # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data 10289968 # number of overall hits
system.cpu0.dcache.overall_hits::total 10289968 # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data 1553170 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total 1553170 # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data 1684058 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total 1684058 # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 20354 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total 20354 # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data 3039 # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total 3039 # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data 3237228 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total 3237228 # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data 3237228 # number of overall misses
system.cpu0.dcache.overall_misses::total 3237228 # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 41477053500 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 41477053500 # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 85173031211 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 85173031211 # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 394024000 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total 394024000 # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 17098500 # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total 17098500 # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data 126650084711 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 126650084711 # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data 126650084711 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 126650084711 # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data 8321959 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total 8321959 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data 5205237 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total 5205237 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 194683 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total 194683 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 182952 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total 182952 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data 13527196 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total 13527196 # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data 13527196 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total 13527196 # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.186635 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total 0.186635 # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.323531 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total 0.323531 # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.104549 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.104549 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.016611 # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total 0.016611 # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data 0.239313 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total 0.239313 # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data 0.239313 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total 0.239313 # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 26704.773785 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26704.773785 # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50576.067577 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50576.067577 # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 19358.553601 # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 19358.553601 # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 5626.357354 # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 5626.357354 # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 39123.004222 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 39123.004222 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 39123.004222 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 39123.004222 # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs 4484825 # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets 6096 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs 108156 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets 130 # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs 41.466262 # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 46.892308 # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks 737739 # number of writebacks
system.cpu0.dcache.writebacks::total 737739 # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 551343 # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total 551343 # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1432280 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total 1432280 # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 5686 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total 5686 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data 1983623 # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total 1983623 # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data 1983623 # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total 1983623 # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 1001827 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total 1001827 # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 251778 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total 251778 # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 14668 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total 14668 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 3039 # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total 3039 # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data 1253605 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total 1253605 # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data 1253605 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total 1253605 # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data 6977 # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total 6977 # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data 9906 # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total 9906 # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data 16883 # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total 16883 # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 31605979000 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 31605979000 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 13230681248 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 13230681248 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 170838000 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 170838000 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 14059500 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 14059500 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 44836660248 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 44836660248 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 44836660248 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 44836660248 # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 1556905500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 1556905500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 1556905500 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total 1556905500 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.120384 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.120384 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.048370 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.048370 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.075343 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.075343 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.016611 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.016611 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.092673 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total 0.092673 # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.092673 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total 0.092673 # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 31548.340182 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 31548.340182 # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 52548.996529 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 52548.996529 # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 11646.986638 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11646.986638 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 4626.357354 # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 4626.357354 # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 35766.178539 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 35766.178539 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 35766.178539 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 35766.178539 # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 223148.272897 # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 223148.272897 # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 92217.348812 # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 92217.348812 # average overall mshr uncacheable latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements 894430 # number of replacements
system.cpu0.icache.tags.tagsinuse 509.352767 # Cycle average of tags in use
system.cpu0.icache.tags.total_refs 7502081 # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs 894941 # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs 8.382766 # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle 30333693500 # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst 509.352767 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst 0.994830 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total 0.994830 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024 511 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2 501 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3 10 # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024 0.998047 # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses 9346457 # Number of tag accesses
system.cpu0.icache.tags.data_accesses 9346457 # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst 7502081 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total 7502081 # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst 7502081 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total 7502081 # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst 7502081 # number of overall hits
system.cpu0.icache.overall_hits::total 7502081 # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst 949140 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total 949140 # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst 949140 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total 949140 # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst 949140 # number of overall misses
system.cpu0.icache.overall_misses::total 949140 # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 13882658989 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 13882658989 # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst 13882658989 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 13882658989 # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst 13882658989 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 13882658989 # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst 8451221 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total 8451221 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst 8451221 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total 8451221 # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst 8451221 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total 8451221 # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.112308 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total 0.112308 # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst 0.112308 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total 0.112308 # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst 0.112308 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total 0.112308 # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 14626.566143 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14626.566143 # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 14626.566143 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14626.566143 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 14626.566143 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14626.566143 # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs 6715 # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs 267 # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 25.149813 # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks 894430 # number of writebacks
system.cpu0.icache.writebacks::total 894430 # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 53904 # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total 53904 # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst 53904 # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total 53904 # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst 53904 # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total 53904 # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 895236 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total 895236 # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst 895236 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total 895236 # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst 895236 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total 895236 # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 12277660991 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 12277660991 # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 12277660991 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 12277660991 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 12277660991 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 12277660991 # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.105930 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.105930 # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.105930 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total 0.105930 # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.105930 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total 0.105930 # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 13714.440651 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13714.440651 # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 13714.440651 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13714.440651 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 13714.440651 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13714.440651 # average overall mshr miss latency
system.cpu1.branchPred.lookups 4438770 # Number of BP lookups
system.cpu1.branchPred.condPredicted 3818546 # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect 113828 # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups 2325021 # Number of BTB lookups
system.cpu1.branchPred.BTBHits 880835 # Number of BTB hits
system.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct 37.885034 # BTB Hit Percentage
system.cpu1.branchPred.usedRAS 228893 # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect 8586 # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups 1265295 # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits 163281 # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses 1102014 # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted 40695 # Number of mispredicted indirect branches.
system.cpu1.dtb.fetch_hits 0 # ITB hits
system.cpu1.dtb.fetch_misses 0 # ITB misses
system.cpu1.dtb.fetch_acv 0 # ITB acv
system.cpu1.dtb.fetch_accesses 0 # ITB accesses
system.cpu1.dtb.read_hits 2431495 # DTB read hits
system.cpu1.dtb.read_misses 15697 # DTB read misses
system.cpu1.dtb.read_acv 126 # DTB read access violations
system.cpu1.dtb.read_accesses 432376 # DTB read accesses
system.cpu1.dtb.write_hits 1439190 # DTB write hits
system.cpu1.dtb.write_misses 3913 # DTB write misses
system.cpu1.dtb.write_acv 68 # DTB write access violations
system.cpu1.dtb.write_accesses 163232 # DTB write accesses
system.cpu1.dtb.data_hits 3870685 # DTB hits
system.cpu1.dtb.data_misses 19610 # DTB misses
system.cpu1.dtb.data_acv 194 # DTB access violations
system.cpu1.dtb.data_accesses 595608 # DTB accesses
system.cpu1.itb.fetch_hits 677547 # ITB hits
system.cpu1.itb.fetch_misses 3477 # ITB misses
system.cpu1.itb.fetch_acv 144 # ITB acv
system.cpu1.itb.fetch_accesses 681024 # ITB accesses
system.cpu1.itb.read_hits 0 # DTB read hits
system.cpu1.itb.read_misses 0 # DTB read misses
system.cpu1.itb.read_acv 0 # DTB read access violations
system.cpu1.itb.read_accesses 0 # DTB read accesses
system.cpu1.itb.write_hits 0 # DTB write hits
system.cpu1.itb.write_misses 0 # DTB write misses
system.cpu1.itb.write_acv 0 # DTB write access violations
system.cpu1.itb.write_accesses 0 # DTB write accesses
system.cpu1.itb.data_hits 0 # DTB hits
system.cpu1.itb.data_misses 0 # DTB misses
system.cpu1.itb.data_acv 0 # DTB access violations
system.cpu1.itb.data_accesses 0 # DTB accesses
system.cpu1.numPwrStateTransitions 5082 # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples 2541 # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean 747256549.980323 # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev 396382548.008070 # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10 2541 100.00% 100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value 400000 # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 975495000 # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total 2541 # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON 8770545000 # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1898778893500 # Cumulative time (in ticks) in various power states
system.cpu1.numCycles 17543632 # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles 7091057 # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts 17620667 # Number of instructions fetch has processed
system.cpu1.fetch.Branches 4438770 # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches 1273009 # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles 9220507 # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles 378986 # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles 26066 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles 68380 # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles 52547 # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles 66 # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines 1980567 # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes 84330 # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples 16648116 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean 1.058418 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev 2.465473 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0 13552832 81.41% 81.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1 195919 1.18% 82.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2 328483 1.97% 84.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3 235159 1.41% 85.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4 403136 2.42% 88.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5 149696 0.90% 89.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6 175199 1.05% 90.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7 211449 1.27% 91.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8 1396243 8.39% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total 16648116 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate 0.253013 # Number of branch fetches per cycle
system.cpu1.fetch.rate 1.004391 # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles 5799032 # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles 8189176 # Number of cycles decode is blocked
system.cpu1.decode.RunCycles 2194913 # Number of cycles decode is running
system.cpu1.decode.UnblockCycles 283013 # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles 181981 # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved 153262 # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred 7666 # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts 14395116 # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts 24052 # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles 181981 # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles 5988192 # Number of cycles rename is idle
system.cpu1.rename.BlockCycles 920488 # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles 6008083 # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles 2289928 # Number of cycles rename is running
system.cpu1.rename.UnblockCycles 1259442 # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts 13629732 # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents 4042 # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents 109065 # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents 36629 # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents 635484 # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands 9050413 # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups 16252880 # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups 16186853 # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups 59441 # Number of floating rename lookups
system.cpu1.rename.CommittedMaps 7085651 # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps 1964754 # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts 511413 # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts 53676 # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts 2285701 # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads 2541438 # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores 1543271 # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads 322798 # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores 171550 # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded 11950332 # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded 586300 # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued 11472464 # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued 27528 # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined 2575040 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined 1218372 # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved 432674 # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples 16648116 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean 0.689115 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev 1.415855 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0 11949949 71.78% 71.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1 2021085 12.14% 83.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2 863131 5.18% 89.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3 621327 3.73% 92.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4 572760 3.44% 96.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5 302852 1.82% 98.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6 196760 1.18% 99.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7 86740 0.52% 99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8 33512 0.20% 100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total 16648116 # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu 33628 10.29% 10.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult 0 0.00% 10.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv 0 0.00% 10.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd 0 0.00% 10.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp 0 0.00% 10.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt 0 0.00% 10.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult 0 0.00% 10.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc 0 0.00% 10.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv 0 0.00% 10.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc 0 0.00% 10.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 10.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd 0 0.00% 10.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 10.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu 0 0.00% 10.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp 0 0.00% 10.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt 0 0.00% 10.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc 0 0.00% 10.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult 0 0.00% 10.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 10.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift 0 0.00% 10.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 10.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 10.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 10.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 10.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 10.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 10.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 10.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 10.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 10.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 10.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 10.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead 174409 53.35% 63.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite 103464 31.65% 95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead 7989 2.44% 97.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite 7397 2.26% 100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass 4751 0.04% 0.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu 7109835 61.97% 62.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult 17232 0.15% 62.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 62.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd 14002 0.12% 62.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 62.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 62.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 62.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc 0 0.00% 62.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv 2375 0.02% 62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc 0 0.00% 62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc 0 0.00% 62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc 0 0.00% 62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc 0 0.00% 62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead 2510604 21.88% 84.19% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite 1425191 12.42% 96.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead 45057 0.39% 97.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite 43675 0.38% 97.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess 299742 2.61% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total 11472464 # Type of FU issued
system.cpu1.iq.rate 0.653939 # Inst issue rate
system.cpu1.iq.fu_busy_cnt 326887 # FU busy when requested
system.cpu1.iq.fu_busy_rate 0.028493 # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads 39721827 # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes 15008897 # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses 10951678 # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads 225631 # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes 107813 # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses 104885 # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses 11674105 # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses 120495 # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads 118360 # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads 553503 # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses 1124 # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation 5247 # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores 178223 # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads 530 # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked 100466 # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles 181981 # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles 560519 # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles 287887 # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts 13187033 # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts 58459 # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts 2541438 # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts 1543271 # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts 532420 # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents 6842 # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents 279702 # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents 5247 # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect 45694 # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect 148663 # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts 194357 # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts 11283035 # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts 2456415 # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts 189428 # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp 0 # number of swp insts executed
system.cpu1.iew.exec_nop 650401 # number of nop insts executed
system.cpu1.iew.exec_refs 3906085 # number of memory reference insts executed
system.cpu1.iew.exec_branches 1687752 # Number of branches executed
system.cpu1.iew.exec_stores 1449670 # Number of stores executed
system.cpu1.iew.exec_rate 0.643141 # Inst execution rate
system.cpu1.iew.wb_sent 11111703 # cumulative count of insts sent to commit
system.cpu1.iew.wb_count 11056563 # cumulative count of insts written-back
system.cpu1.iew.wb_producers 5287384 # num instructions producing a value
system.cpu1.iew.wb_consumers 7447136 # num instructions consuming a value
system.cpu1.iew.wb_rate 0.630232 # insts written-back per cycle
system.cpu1.iew.wb_fanout 0.709989 # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts 2591726 # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls 153626 # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts 169211 # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples 16186649 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean 0.645421 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev 1.620431 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0 12404611 76.63% 76.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1 1746252 10.79% 87.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2 623750 3.85% 91.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3 386653 2.39% 93.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4 297145 1.84% 95.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5 125489 0.78% 96.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6 112472 0.69% 96.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7 119580 0.74% 97.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8 370697 2.29% 100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total 16186649 # Number of insts commited each cycle
system.cpu1.commit.committedInsts 10447204 # Number of instructions committed
system.cpu1.commit.committedOps 10447204 # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu1.commit.refs 3352983 # Number of memory references committed
system.cpu1.commit.loads 1987935 # Number of loads committed
system.cpu1.commit.membars 48912 # Number of memory barriers committed
system.cpu1.commit.branches 1499265 # Number of branches committed
system.cpu1.commit.fp_insts 102779 # Number of committed floating point instructions.
system.cpu1.commit.int_insts 9704534 # Number of committed integer instructions.
system.cpu1.commit.function_calls 163857 # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass 490367 4.69% 4.69% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu 6221313 59.55% 64.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult 16935 0.16% 64.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv 0 0.00% 64.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd 13993 0.13% 64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp 0 0.00% 64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt 0 0.00% 64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult 0 0.00% 64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc 0 0.00% 64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv 2375 0.02% 64.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc 0 0.00% 64.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt 0 0.00% 64.56% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd 0 0.00% 64.56% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc 0 0.00% 64.56% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu 0 0.00% 64.56% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp 0 0.00% 64.56% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt 0 0.00% 64.56% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc 0 0.00% 64.56% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult 0 0.00% 64.56% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc 0 0.00% 64.56% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift 0 0.00% 64.56% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc 0 0.00% 64.56% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt 0 0.00% 64.56% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd 0 0.00% 64.56% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu 0 0.00% 64.56% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp 0 0.00% 64.56% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt 0 0.00% 64.56% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv 0 0.00% 64.56% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc 0 0.00% 64.56% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult 0 0.00% 64.56% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc 0 0.00% 64.56% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt 0 0.00% 64.56% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead 1992105 19.07% 83.63% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite 1323963 12.67% 96.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead 44742 0.43% 96.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite 41669 0.40% 97.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess 299742 2.87% 100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total 10447204 # Class of committed instruction
system.cpu1.commit.bw_lim_events 370697 # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads 28744557 # The number of ROB reads
system.cpu1.rob.rob_writes 26537349 # The number of ROB writes
system.cpu1.timesIdled 134728 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles 895516 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles 3797555246 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts 9961587 # Number of Instructions Simulated
system.cpu1.committedOps 9961587 # Number of Ops (including micro ops) Simulated
system.cpu1.cpi 1.761128 # CPI: Cycles Per Instruction
system.cpu1.cpi_total 1.761128 # CPI: Total CPI of All Threads
system.cpu1.ipc 0.567818 # IPC: Instructions Per Cycle
system.cpu1.ipc_total 0.567818 # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads 14521823 # number of integer regfile reads
system.cpu1.int_regfile_writes 7909607 # number of integer regfile writes
system.cpu1.fp_regfile_reads 58779 # number of floating regfile reads
system.cpu1.fp_regfile_writes 57835 # number of floating regfile writes
system.cpu1.misc_regfile_reads 571518 # number of misc regfile reads
system.cpu1.misc_regfile_writes 244969 # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements 130966 # number of replacements
system.cpu1.dcache.tags.tagsinuse 487.964655 # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs 3061418 # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs 131478 # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs 23.284641 # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle 49531315500 # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data 487.964655 # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data 0.953056 # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total 0.953056 # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0 223 # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1 241 # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2 48 # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses 14512669 # Number of tag accesses
system.cpu1.dcache.tags.data_accesses 14512669 # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data 1946433 # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total 1946433 # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data 1026063 # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total 1026063 # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 40785 # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total 40785 # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data 37242 # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total 37242 # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data 2972496 # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total 2972496 # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data 2972496 # number of overall hits
system.cpu1.dcache.overall_hits::total 2972496 # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data 241711 # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total 241711 # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data 292248 # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total 292248 # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 5308 # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total 5308 # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data 3094 # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total 3094 # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data 533959 # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total 533959 # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data 533959 # number of overall misses
system.cpu1.dcache.overall_misses::total 533959 # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 3394927000 # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 3394927000 # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 12114051455 # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 12114051455 # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 54394000 # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total 54394000 # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 17165000 # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total 17165000 # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data 15508978455 # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 15508978455 # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data 15508978455 # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 15508978455 # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data 2188144 # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total 2188144 # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data 1318311 # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total 1318311 # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 46093 # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total 46093 # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 40336 # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total 40336 # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data 3506455 # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total 3506455 # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data 3506455 # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total 3506455 # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.110464 # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total 0.110464 # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.221684 # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total 0.221684 # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.115158 # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.115158 # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.076706 # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total 0.076706 # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data 0.152279 # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total 0.152279 # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data 0.152279 # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total 0.152279 # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 14045.397189 # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14045.397189 # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 41451.272395 # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 41451.272395 # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 10247.550867 # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 10247.550867 # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 5547.834518 # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 5547.834518 # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 29045.260881 # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29045.260881 # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 29045.260881 # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29045.260881 # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs 715753 # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets 884 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs 24925 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets 13 # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs 28.716269 # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 68 # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks 84601 # number of writebacks
system.cpu1.dcache.writebacks::total 84601 # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 148639 # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total 148639 # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 243827 # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total 243827 # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 846 # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total 846 # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data 392466 # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total 392466 # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data 392466 # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total 392466 # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 93072 # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total 93072 # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 48421 # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total 48421 # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 4462 # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total 4462 # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 3093 # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total 3093 # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data 141493 # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total 141493 # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data 141493 # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total 141493 # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data 218 # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total 218 # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data 3153 # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total 3153 # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data 3371 # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total 3371 # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 1262526500 # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1262526500 # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 1947214752 # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 1947214752 # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 40086500 # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 40086500 # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 14072000 # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 14072000 # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 3209741252 # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 3209741252 # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 3209741252 # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 3209741252 # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 41866500 # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 41866500 # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 41866500 # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total 41866500 # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.042535 # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.042535 # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.036730 # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.036730 # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.096804 # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.096804 # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.076681 # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.076681 # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.040352 # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total 0.040352 # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.040352 # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total 0.040352 # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13565.051788 # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13565.051788 # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 40214.261416 # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 40214.261416 # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 8983.975796 # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 8983.975796 # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 4549.628193 # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 4549.628193 # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 22684.805976 # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22684.805976 # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 22684.805976 # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22684.805976 # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 192048.165138 # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 192048.165138 # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 12419.608425 # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 12419.608425 # average overall mshr uncacheable latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements 256896 # number of replacements
system.cpu1.icache.tags.tagsinuse 470.782709 # Cycle average of tags in use
system.cpu1.icache.tags.total_refs 1710963 # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs 257408 # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs 6.646891 # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle 1882016787500 # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst 470.782709 # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst 0.919497 # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total 0.919497 # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0 66 # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1 22 # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2 424 # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses 2238053 # Number of tag accesses
system.cpu1.icache.tags.data_accesses 2238053 # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst 1710963 # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total 1710963 # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst 1710963 # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total 1710963 # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst 1710963 # number of overall hits
system.cpu1.icache.overall_hits::total 1710963 # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst 269604 # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total 269604 # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst 269604 # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total 269604 # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst 269604 # number of overall misses
system.cpu1.icache.overall_misses::total 269604 # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 3754413998 # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 3754413998 # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst 3754413998 # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 3754413998 # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst 3754413998 # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 3754413998 # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst 1980567 # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total 1980567 # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst 1980567 # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total 1980567 # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst 1980567 # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total 1980567 # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.136125 # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total 0.136125 # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst 0.136125 # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total 0.136125 # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst 0.136125 # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total 0.136125 # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13925.661333 # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13925.661333 # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13925.661333 # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13925.661333 # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13925.661333 # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13925.661333 # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs 473 # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs 42 # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs 11.261905 # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks 256896 # number of writebacks
system.cpu1.icache.writebacks::total 256896 # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 12118 # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total 12118 # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst 12118 # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total 12118 # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst 12118 # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total 12118 # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 257486 # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total 257486 # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst 257486 # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total 257486 # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst 257486 # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total 257486 # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 3368066498 # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 3368066498 # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 3368066498 # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 3368066498 # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 3368066498 # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 3368066498 # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.130006 # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.130006 # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.130006 # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total 0.130006 # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.130006 # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total 0.130006 # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 13080.581072 # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13080.581072 # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 13080.581072 # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13080.581072 # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 13080.581072 # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13080.581072 # average overall mshr miss latency
system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs 1 # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages 298 # Number of full page size DMA writes.
system.disk0.dma_write_bytes 2651136 # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs 395 # Number of DMA write transactions.
system.disk2.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes.
system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs 1 # Number of DMA write transactions.
system.iobus.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq 7374 # Transaction distribution
system.iobus.trans_dist::ReadResp 7374 # Transaction distribution
system.iobus.trans_dist::WriteReq 54611 # Transaction distribution
system.iobus.trans_dist::WriteResp 54611 # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio 11908 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio 1010 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio 10 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio 10 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio 180 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio 18148 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio 2468 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio 6672 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio 102 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total 40508 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side 83462 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total 83462 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total 123970 # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio 47632 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio 2733 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio 5 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio 5 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio 160 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio 9074 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio 9852 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio 4193 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio 204 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total 73858 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side 2661656 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total 2661656 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total 2735514 # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy 12353502 # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer1.occupancy 824500 # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer2.occupancy 11000 # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer6.occupancy 11000 # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer22.occupancy 180500 # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer23.occupancy 13988000 # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer24.occupancy 2829000 # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer25.occupancy 6060500 # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer26.occupancy 90500 # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer27.occupancy 216282007 # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer0.occupancy 27449000 # Layer occupancy (ticks)
system.iobus.respLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer1.occupancy 41958000 # Layer occupancy (ticks)
system.iobus.respLayer1.utilization 0.0 # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements 41699 # number of replacements
system.iocache.tags.tagsinuse 0.490946 # Cycle average of tags in use
system.iocache.tags.total_refs 0 # Total number of references to valid blocks.
system.iocache.tags.sampled_refs 41715 # Sample count of references to valid blocks.
system.iocache.tags.avg_refs 0 # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle 1714262123000 # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide 0.490946 # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide 0.030684 # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total 0.030684 # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2 16 # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses 375579 # Number of tag accesses
system.iocache.tags.data_accesses 375579 # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::tsunami.ide 179 # number of ReadReq misses
system.iocache.ReadReq_misses::total 179 # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide 41552 # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total 41552 # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide 41731 # number of demand (read+write) misses
system.iocache.demand_misses::total 41731 # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide 41731 # number of overall misses
system.iocache.overall_misses::total 41731 # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide 22774383 # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total 22774383 # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide 4918988624 # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total 4918988624 # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide 4941763007 # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total 4941763007 # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide 4941763007 # number of overall miss cycles
system.iocache.overall_miss_latency::total 4941763007 # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide 179 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total 179 # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide 41552 # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total 41552 # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide 41731 # number of demand (read+write) accesses
system.iocache.demand_accesses::total 41731 # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide 41731 # number of overall (read+write) accesses
system.iocache.overall_accesses::total 41731 # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide 1 # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide 1 # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total 1 # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide 1 # miss rate for demand accesses
system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses
system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 127231.189944 # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 127231.189944 # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 118381.512899 # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118381.512899 # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 118419.472502 # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118419.472502 # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 118419.472502 # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118419.472502 # average overall miss latency
system.iocache.blocked_cycles::no_mshrs 1165 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 8 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs 145.625000 # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.writebacks::writebacks 41520 # number of writebacks
system.iocache.writebacks::total 41520 # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide 179 # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total 179 # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide 41552 # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total 41552 # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide 41731 # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total 41731 # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide 41731 # number of overall MSHR misses
system.iocache.overall_mshr_misses::total 41731 # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 13824383 # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total 13824383 # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide 2838948426 # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total 2838948426 # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide 2852772809 # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total 2852772809 # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide 2852772809 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total 2852772809 # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total 1 # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 77231.189944 # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 77231.189944 # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 68322.786533 # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68322.786533 # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68360.998035 # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68360.998035 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68360.998035 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68360.998035 # average overall mshr miss latency
system.l2c.tags.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.l2c.tags.replacements 345941 # number of replacements
system.l2c.tags.tagsinuse 65423.095027 # Cycle average of tags in use
system.l2c.tags.total_refs 4335515 # Total number of references to valid blocks.
system.l2c.tags.sampled_refs 411463 # Sample count of references to valid blocks.
system.l2c.tags.avg_refs 10.536828 # Average number of references to valid blocks.
system.l2c.tags.warmup_cycle 6416575000 # Cycle when the warmup percentage was hit.
system.l2c.tags.occ_blocks::writebacks 293.307825 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.inst 5315.079150 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.data 58827.069962 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.inst 210.319847 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.data 777.318243 # Average occupied blocks per requestor
system.l2c.tags.occ_percent::writebacks 0.004476 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.inst 0.081102 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.data 0.897630 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.inst 0.003209 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.data 0.011861 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::total 0.998277 # Average percentage of cache occupancy
system.l2c.tags.occ_task_id_blocks::1024 65522 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::0 132 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::1 1694 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::2 1843 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::3 5673 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::4 56180 # Occupied blocks per task id
system.l2c.tags.occ_task_id_percent::1024 0.999786 # Percentage of cache occupancy per task id
system.l2c.tags.tag_accesses 38390429 # Number of tag accesses
system.l2c.tags.data_accesses 38390429 # Number of data accesses
system.l2c.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.l2c.WritebackDirty_hits::writebacks 822340 # number of WritebackDirty hits
system.l2c.WritebackDirty_hits::total 822340 # number of WritebackDirty hits
system.l2c.WritebackClean_hits::writebacks 875169 # number of WritebackClean hits
system.l2c.WritebackClean_hits::total 875169 # number of WritebackClean hits
system.l2c.UpgradeReq_hits::cpu0.data 2863 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu1.data 1494 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total 4357 # number of UpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu0.data 501 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu1.data 467 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::total 968 # number of SCUpgradeReq hits
system.l2c.ReadExReq_hits::cpu0.data 145988 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu1.data 30963 # number of ReadExReq hits
system.l2c.ReadExReq_hits::total 176951 # number of ReadExReq hits
system.l2c.ReadCleanReq_hits::cpu0.inst 881644 # number of ReadCleanReq hits
system.l2c.ReadCleanReq_hits::cpu1.inst 255533 # number of ReadCleanReq hits
system.l2c.ReadCleanReq_hits::total 1137177 # number of ReadCleanReq hits
system.l2c.ReadSharedReq_hits::cpu0.data 722233 # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::cpu1.data 84048 # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::total 806281 # number of ReadSharedReq hits
system.l2c.demand_hits::cpu0.inst 881644 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.data 868221 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.inst 255533 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.data 115011 # number of demand (read+write) hits
system.l2c.demand_hits::total 2120409 # number of demand (read+write) hits
system.l2c.overall_hits::cpu0.inst 881644 # number of overall hits
system.l2c.overall_hits::cpu0.data 868221 # number of overall hits
system.l2c.overall_hits::cpu1.inst 255533 # number of overall hits
system.l2c.overall_hits::cpu1.data 115011 # number of overall hits
system.l2c.overall_hits::total 2120409 # number of overall hits
system.l2c.UpgradeReq_misses::cpu0.data 6 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu1.data 5 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 11 # number of UpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu1.data 1 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::total 1 # number of SCUpgradeReq misses
system.l2c.ReadExReq_misses::cpu0.data 109595 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu1.data 12065 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 121660 # number of ReadExReq misses
system.l2c.ReadCleanReq_misses::cpu0.inst 13405 # number of ReadCleanReq misses
system.l2c.ReadCleanReq_misses::cpu1.inst 1909 # number of ReadCleanReq misses
system.l2c.ReadCleanReq_misses::total 15314 # number of ReadCleanReq misses
system.l2c.ReadSharedReq_misses::cpu0.data 272577 # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::cpu1.data 1964 # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::total 274541 # number of ReadSharedReq misses
system.l2c.demand_misses::cpu0.inst 13405 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.data 382172 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.inst 1909 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.data 14029 # number of demand (read+write) misses
system.l2c.demand_misses::total 411515 # number of demand (read+write) misses
system.l2c.overall_misses::cpu0.inst 13405 # number of overall misses
system.l2c.overall_misses::cpu0.data 382172 # number of overall misses
system.l2c.overall_misses::cpu1.inst 1909 # number of overall misses
system.l2c.overall_misses::cpu1.data 14029 # number of overall misses
system.l2c.overall_misses::total 411515 # number of overall misses
system.l2c.UpgradeReq_miss_latency::cpu0.data 332000 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu1.data 117000 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::total 449000 # number of UpgradeReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu0.data 11349867000 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu1.data 1517430000 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total 12867297000 # number of ReadExReq miss cycles
system.l2c.ReadCleanReq_miss_latency::cpu0.inst 1343054000 # number of ReadCleanReq miss cycles
system.l2c.ReadCleanReq_miss_latency::cpu1.inst 191509000 # number of ReadCleanReq miss cycles
system.l2c.ReadCleanReq_miss_latency::total 1534563000 # number of ReadCleanReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu0.data 22206710000 # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu1.data 230127000 # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::total 22436837000 # number of ReadSharedReq miss cycles
system.l2c.demand_miss_latency::cpu0.inst 1343054000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.data 33556577000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.inst 191509000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.data 1747557000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total 36838697000 # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu0.inst 1343054000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.data 33556577000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.inst 191509000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.data 1747557000 # number of overall miss cycles
system.l2c.overall_miss_latency::total 36838697000 # number of overall miss cycles
system.l2c.WritebackDirty_accesses::writebacks 822340 # number of WritebackDirty accesses(hits+misses)
system.l2c.WritebackDirty_accesses::total 822340 # number of WritebackDirty accesses(hits+misses)
system.l2c.WritebackClean_accesses::writebacks 875169 # number of WritebackClean accesses(hits+misses)
system.l2c.WritebackClean_accesses::total 875169 # number of WritebackClean accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu0.data 2869 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu1.data 1499 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 4368 # number of UpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu0.data 501 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu1.data 468 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::total 969 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu0.data 255583 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu1.data 43028 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 298611 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::cpu0.inst 895049 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::cpu1.inst 257442 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::total 1152491 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu0.data 994810 # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu1.data 86012 # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::total 1080822 # number of ReadSharedReq accesses(hits+misses)
system.l2c.demand_accesses::cpu0.inst 895049 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.data 1250393 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.inst 257442 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.data 129040 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 2531924 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu0.inst 895049 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.data 1250393 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.inst 257442 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.data 129040 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 2531924 # number of overall (read+write) accesses
system.l2c.UpgradeReq_miss_rate::cpu0.data 0.002091 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu1.data 0.003336 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::total 0.002518 # miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.002137 # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::total 0.001032 # miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu0.data 0.428804 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data 0.280399 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total 0.407420 # miss rate for ReadExReq accesses
system.l2c.ReadCleanReq_miss_rate::cpu0.inst 0.014977 # miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_miss_rate::cpu1.inst 0.007415 # miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_miss_rate::total 0.013288 # miss rate for ReadCleanReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu0.data 0.273999 # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu1.data 0.022834 # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::total 0.254011 # miss rate for ReadSharedReq accesses
system.l2c.demand_miss_rate::cpu0.inst 0.014977 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.data 0.305642 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst 0.007415 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data 0.108718 # miss rate for demand accesses
system.l2c.demand_miss_rate::total 0.162531 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.inst 0.014977 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.data 0.305642 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst 0.007415 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data 0.108718 # miss rate for overall accesses
system.l2c.overall_miss_rate::total 0.162531 # miss rate for overall accesses
system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 55333.333333 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 23400 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::total 40818.181818 # average UpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu0.data 103561.905196 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu1.data 125771.239121 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::total 105764.400789 # average ReadExReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::cpu0.inst 100190.525923 # average ReadCleanReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 100319.015191 # average ReadCleanReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::total 100206.543033 # average ReadCleanReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 81469.493024 # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 117172.606925 # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::total 81724.904477 # average ReadSharedReq miss latency
system.l2c.demand_avg_miss_latency::cpu0.inst 100190.525923 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.data 87804.907215 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.inst 100319.015191 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.data 124567.467389 # average overall miss latency
system.l2c.demand_avg_miss_latency::total 89519.694300 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.inst 100190.525923 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.data 87804.907215 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.inst 100319.015191 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.data 124567.467389 # average overall miss latency
system.l2c.overall_avg_miss_latency::total 89519.694300 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2c.writebacks::writebacks 82096 # number of writebacks
system.l2c.writebacks::total 82096 # number of writebacks
system.l2c.ReadCleanReq_mshr_hits::cpu0.inst 1 # number of ReadCleanReq MSHR hits
system.l2c.ReadCleanReq_mshr_hits::cpu1.inst 17 # number of ReadCleanReq MSHR hits
system.l2c.ReadCleanReq_mshr_hits::total 18 # number of ReadCleanReq MSHR hits
system.l2c.demand_mshr_hits::cpu0.inst 1 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu1.inst 17 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::total 18 # number of demand (read+write) MSHR hits
system.l2c.overall_mshr_hits::cpu0.inst 1 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu1.inst 17 # number of overall MSHR hits
system.l2c.overall_mshr_hits::total 18 # number of overall MSHR hits
system.l2c.CleanEvict_mshr_misses::writebacks 11 # number of CleanEvict MSHR misses
system.l2c.CleanEvict_mshr_misses::total 11 # number of CleanEvict MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu0.data 6 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu1.data 5 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total 11 # number of UpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 1 # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::total 1 # number of SCUpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu0.data 109595 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu1.data 12065 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total 121660 # number of ReadExReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::cpu0.inst 13404 # number of ReadCleanReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::cpu1.inst 1892 # number of ReadCleanReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::total 15296 # number of ReadCleanReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu0.data 272577 # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu1.data 1964 # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::total 274541 # number of ReadSharedReq MSHR misses
system.l2c.demand_mshr_misses::cpu0.inst 13404 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.data 382172 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.inst 1892 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.data 14029 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total 411497 # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu0.inst 13404 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.data 382172 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.inst 1892 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.data 14029 # number of overall MSHR misses
system.l2c.overall_mshr_misses::total 411497 # number of overall MSHR misses
system.l2c.ReadReq_mshr_uncacheable::cpu0.data 6977 # number of ReadReq MSHR uncacheable
system.l2c.ReadReq_mshr_uncacheable::cpu1.data 218 # number of ReadReq MSHR uncacheable
system.l2c.ReadReq_mshr_uncacheable::total 7195 # number of ReadReq MSHR uncacheable
system.l2c.WriteReq_mshr_uncacheable::cpu0.data 9906 # number of WriteReq MSHR uncacheable
system.l2c.WriteReq_mshr_uncacheable::cpu1.data 3153 # number of WriteReq MSHR uncacheable
system.l2c.WriteReq_mshr_uncacheable::total 13059 # number of WriteReq MSHR uncacheable
system.l2c.overall_mshr_uncacheable_misses::cpu0.data 16883 # number of overall MSHR uncacheable misses
system.l2c.overall_mshr_uncacheable_misses::cpu1.data 3371 # number of overall MSHR uncacheable misses
system.l2c.overall_mshr_uncacheable_misses::total 20254 # number of overall MSHR uncacheable misses
system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 272000 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 95500 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total 367500 # number of UpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 18500 # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::total 18500 # number of SCUpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 10253916501 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 1396780000 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total 11650696501 # number of ReadExReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::cpu0.inst 1208926000 # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst 171260500 # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::total 1380186500 # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data 19486691503 # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data 210487000 # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::total 19697178503 # number of ReadSharedReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.inst 1208926000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.data 29740608004 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.inst 171260500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.data 1607267000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total 32728061504 # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.inst 1208926000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.data 29740608004 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.inst 171260500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.data 1607267000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total 32728061504 # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 1469664500 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 39141500 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::total 1508806000 # number of ReadReq MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu0.data 1469664500 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.data 39141500 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::total 1508806000 # number of overall MSHR uncacheable cycles
system.l2c.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses
system.l2c.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.002091 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.003336 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::total 0.002518 # mshr miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.002137 # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.001032 # mshr miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.428804 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.280399 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::total 0.407420 # mshr miss rate for ReadExReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::cpu0.inst 0.014976 # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst 0.007349 # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::total 0.013272 # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data 0.273999 # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data 0.022834 # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::total 0.254011 # mshr miss rate for ReadSharedReq accesses
system.l2c.demand_mshr_miss_rate::cpu0.inst 0.014976 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.data 0.305642 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.inst 0.007349 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.data 0.108718 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::total 0.162523 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu0.inst 0.014976 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.data 0.305642 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.inst 0.007349 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.data 0.108718 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::total 0.162523 # mshr miss rate for overall accesses
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 45333.333333 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 19100 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::total 33409.090909 # average UpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 18500 # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 18500 # average SCUpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 93561.900643 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 115771.239121 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::total 95764.396687 # average ReadExReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 90191.435392 # average ReadCleanReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 90518.234672 # average ReadCleanReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 90231.858002 # average ReadCleanReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 71490.593495 # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 107172.606925 # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 71745.854000 # average ReadSharedReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 90191.435392 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.data 77819.955423 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 90518.234672 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.data 114567.467389 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::total 79534.143637 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 90191.435392 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.data 77819.955423 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 90518.234672 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.data 114567.467389 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::total 79534.143637 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 210644.188046 # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 179548.165138 # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 209702.015288 # average ReadReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 87049.961500 # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 11611.242955 # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::total 74494.223363 # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests 852108 # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests 399805 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests 437 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq 7195 # Transaction distribution
system.membus.trans_dist::ReadResp 297167 # Transaction distribution
system.membus.trans_dist::WriteReq 13059 # Transaction distribution
system.membus.trans_dist::WriteResp 13059 # Transaction distribution
system.membus.trans_dist::WritebackDirty 123616 # Transaction distribution
system.membus.trans_dist::CleanEvict 263125 # Transaction distribution
system.membus.trans_dist::UpgradeReq 6609 # Transaction distribution
system.membus.trans_dist::SCUpgradeReq 5164 # Transaction distribution
system.membus.trans_dist::UpgradeResp 3 # Transaction distribution
system.membus.trans_dist::ReadExReq 121953 # Transaction distribution
system.membus.trans_dist::ReadExResp 121548 # Transaction distribution
system.membus.trans_dist::ReadSharedReq 290016 # Transaction distribution
system.membus.trans_dist::BadAddressError 44 # Transaction distribution
system.membus.trans_dist::InvalidateReq 41552 # Transaction distribution
system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 40508 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 1179616 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.membus.badaddr_responder.pio 88 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::total 1220212 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 83445 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total 83445 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 1303657 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 73858 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 31561664 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::total 31635522 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 2658240 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total 2658240 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 34293762 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 12507 # Total snoops (count)
system.membus.snoopTraffic 28800 # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples 485548 # Request fanout histogram
system.membus.snoop_fanout::mean 0.001427 # Request fanout histogram
system.membus.snoop_fanout::stdev 0.037752 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 484855 99.86% 99.86% # Request fanout histogram
system.membus.snoop_fanout::1 693 0.14% 100.00% # Request fanout histogram
system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 0 # Request fanout histogram
system.membus.snoop_fanout::max_value 1 # Request fanout histogram
system.membus.snoop_fanout::total 485548 # Request fanout histogram
system.membus.reqLayer0.occupancy 36350498 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer1.occupancy 1353965073 # Layer occupancy (ticks)
system.membus.reqLayer1.utilization 0.1 # Layer utilization (%)
system.membus.reqLayer2.occupancy 55000 # Layer occupancy (ticks)
system.membus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.membus.respLayer1.occupancy 2179761000 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 0.1 # Layer utilization (%)
system.membus.respLayer2.occupancy 960863 # Layer occupancy (ticks)
system.membus.respLayer2.utilization 0.0 # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.toL2Bus.snoop_filter.tot_requests 5108724 # Total number of requests made to the snoop filter.
system.toL2Bus.snoop_filter.hit_single_requests 2554049 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.toL2Bus.snoop_filter.hit_multi_requests 343728 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.toL2Bus.snoop_filter.tot_snoops 1075 # Total number of snoops made to the snoop filter.
system.toL2Bus.snoop_filter.hit_single_snoops 1007 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.toL2Bus.snoop_filter.hit_multi_snoops 68 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.toL2Bus.trans_dist::ReadReq 7195 # Transaction distribution
system.toL2Bus.trans_dist::ReadResp 2263429 # Transaction distribution
system.toL2Bus.trans_dist::WriteReq 13059 # Transaction distribution
system.toL2Bus.trans_dist::WriteResp 13059 # Transaction distribution
system.toL2Bus.trans_dist::WritebackDirty 904436 # Transaction distribution
system.toL2Bus.trans_dist::WritebackClean 1151326 # Transaction distribution
system.toL2Bus.trans_dist::CleanEvict 825788 # Transaction distribution
system.toL2Bus.trans_dist::UpgradeReq 10854 # Transaction distribution
system.toL2Bus.trans_dist::SCUpgradeReq 6132 # Transaction distribution
system.toL2Bus.trans_dist::UpgradeResp 16986 # Transaction distribution
system.toL2Bus.trans_dist::ReadExReq 300014 # Transaction distribution
system.toL2Bus.trans_dist::ReadExResp 300014 # Transaction distribution
system.toL2Bus.trans_dist::ReadCleanReq 1152722 # Transaction distribution
system.toL2Bus.trans_dist::ReadSharedReq 1103559 # Transaction distribution
system.toL2Bus.trans_dist::BadAddressError 44 # Transaction distribution
system.toL2Bus.trans_dist::InvalidateReq 238 # Transaction distribution
system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 2684715 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 3812301 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side 771824 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 417816 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count::total 7686656 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 114526656 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 127297140 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side 32917632 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side 13697806 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size::total 288439234 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.snoops 382362 # Total snoops (count)
system.toL2Bus.snoopTraffic 6813696 # Total snoop traffic (bytes)
system.toL2Bus.snoop_fanout::samples 2939714 # Request fanout histogram
system.toL2Bus.snoop_fanout::mean 0.123574 # Request fanout histogram
system.toL2Bus.snoop_fanout::stdev 0.329478 # Request fanout histogram
system.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::0 2576793 87.65% 87.65% # Request fanout histogram
system.toL2Bus.snoop_fanout::1 362587 12.33% 99.99% # Request fanout histogram
system.toL2Bus.snoop_fanout::2 316 0.01% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::3 18 0.00% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::4 0 0.00% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram
system.toL2Bus.snoop_fanout::max_value 3 # Request fanout histogram
system.toL2Bus.snoop_fanout::total 2939714 # Request fanout histogram
system.toL2Bus.reqLayer0.occupancy 4544765338 # Layer occupancy (ticks)
system.toL2Bus.reqLayer0.utilization 0.2 # Layer utilization (%)
system.toL2Bus.snoopLayer0.occupancy 301885 # Layer occupancy (ticks)
system.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer0.occupancy 1344393906 # Layer occupancy (ticks)
system.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%)
system.toL2Bus.respLayer1.occupancy 1911305093 # Layer occupancy (ticks)
system.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%)
system.toL2Bus.respLayer2.occupancy 387758410 # Layer occupancy (ticks)
system.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer3.occupancy 217734513 # Layer occupancy (ticks)
system.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%)
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi 0 # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi nan # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi 0 # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle nan # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk nan # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk 0 # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc nan # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk nan # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk 0 # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle nan # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc nan # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn nan # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU
system.tsunami.ethernet.droppedPackets 0 # number of packets dropped
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 1907549438500 # Cumulative time (in ticks) in various power states
system.cpu0.kern.inst.arm 0 # number of arm instructions executed
system.cpu0.kern.inst.quiesce 6475 # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei 176726 # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0 62785 40.28% 40.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21 131 0.08% 40.36% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22 1925 1.23% 41.60% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30 181 0.12% 41.71% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31 90860 58.29% 100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total 155882 # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0 61770 49.18% 49.18% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21 131 0.10% 49.29% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22 1925 1.53% 50.82% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30 181 0.14% 50.96% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31 61589 49.04% 100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total 125596 # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0 1862335551000 97.65% 97.65% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21 64321000 0.00% 97.65% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22 576343500 0.03% 97.68% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30 87551500 0.00% 97.68% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31 44167527000 2.32% 100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total 1907231294000 # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0 0.983834 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31 0.677845 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total 0.805712 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2 7 4.14% 4.14% # number of syscalls executed
system.cpu0.kern.syscall::3 14 8.28% 12.43% # number of syscalls executed
system.cpu0.kern.syscall::4 4 2.37% 14.79% # number of syscalls executed
system.cpu0.kern.syscall::6 26 15.38% 30.18% # number of syscalls executed
system.cpu0.kern.syscall::12 1 0.59% 30.77% # number of syscalls executed
system.cpu0.kern.syscall::17 5 2.96% 33.73% # number of syscalls executed
system.cpu0.kern.syscall::19 7 4.14% 37.87% # number of syscalls executed
system.cpu0.kern.syscall::20 4 2.37% 40.24% # number of syscalls executed
system.cpu0.kern.syscall::23 1 0.59% 40.83% # number of syscalls executed
system.cpu0.kern.syscall::24 3 1.78% 42.60% # number of syscalls executed
system.cpu0.kern.syscall::33 5 2.96% 45.56% # number of syscalls executed
system.cpu0.kern.syscall::41 2 1.18% 46.75% # number of syscalls executed
system.cpu0.kern.syscall::45 26 15.38% 62.13% # number of syscalls executed
system.cpu0.kern.syscall::47 3 1.78% 63.91% # number of syscalls executed
system.cpu0.kern.syscall::48 8 4.73% 68.64% # number of syscalls executed
system.cpu0.kern.syscall::54 8 4.73% 73.37% # number of syscalls executed
system.cpu0.kern.syscall::59 6 3.55% 76.92% # number of syscalls executed
system.cpu0.kern.syscall::71 15 8.88% 85.80% # number of syscalls executed
system.cpu0.kern.syscall::73 3 1.78% 87.57% # number of syscalls executed
system.cpu0.kern.syscall::74 3 1.78% 89.35% # number of syscalls executed
system.cpu0.kern.syscall::87 1 0.59% 89.94% # number of syscalls executed
system.cpu0.kern.syscall::90 2 1.18% 91.12% # number of syscalls executed
system.cpu0.kern.syscall::92 7 4.14% 95.27% # number of syscalls executed
system.cpu0.kern.syscall::97 2 1.18% 96.45% # number of syscalls executed
system.cpu0.kern.syscall::98 2 1.18% 97.63% # number of syscalls executed
system.cpu0.kern.syscall::132 1 0.59% 98.22% # number of syscalls executed
system.cpu0.kern.syscall::144 1 0.59% 98.82% # number of syscalls executed
system.cpu0.kern.syscall::147 2 1.18% 100.00% # number of syscalls executed
system.cpu0.kern.syscall::total 169 # number of syscalls executed
system.cpu0.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed
system.cpu0.kern.callpal::wripir 293 0.18% 0.18% # number of callpals executed
system.cpu0.kern.callpal::wrmces 1 0.00% 0.18% # number of callpals executed
system.cpu0.kern.callpal::wrfen 1 0.00% 0.18% # number of callpals executed
system.cpu0.kern.callpal::wrvptptr 1 0.00% 0.18% # number of callpals executed
system.cpu0.kern.callpal::swpctx 3349 2.05% 2.23% # number of callpals executed
system.cpu0.kern.callpal::tbi 48 0.03% 2.26% # number of callpals executed
system.cpu0.kern.callpal::wrent 7 0.00% 2.26% # number of callpals executed
system.cpu0.kern.callpal::swpipl 149333 91.35% 93.61% # number of callpals executed
system.cpu0.kern.callpal::rdps 5683 3.48% 97.09% # number of callpals executed
system.cpu0.kern.callpal::wrkgp 1 0.00% 97.09% # number of callpals executed
system.cpu0.kern.callpal::wrusp 1 0.00% 97.09% # number of callpals executed
system.cpu0.kern.callpal::rdusp 8 0.00% 97.10% # number of callpals executed
system.cpu0.kern.callpal::whami 2 0.00% 97.10% # number of callpals executed
system.cpu0.kern.callpal::rti 4311 2.64% 99.73% # number of callpals executed
system.cpu0.kern.callpal::callsys 303 0.19% 99.92% # number of callpals executed
system.cpu0.kern.callpal::imb 132 0.08% 100.00% # number of callpals executed
system.cpu0.kern.callpal::total 163475 # number of callpals executed
system.cpu0.kern.mode_switch::kernel 6664 # number of protection mode switches
system.cpu0.kern.mode_switch::user 1070 # number of protection mode switches
system.cpu0.kern.mode_switch::idle 0 # number of protection mode switches
system.cpu0.kern.mode_good::kernel 1070
system.cpu0.kern.mode_good::user 1070
system.cpu0.kern.mode_good::idle 0
system.cpu0.kern.mode_switch_good::kernel 0.160564 # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user 1 # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle nan # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total 0.276700 # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel 1905216688000 99.91% 99.91% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user 1682440000 0.09% 100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle 0 0.00% 100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context 3350 # number of times the context was actually changed
system.cpu1.kern.inst.arm 0 # number of arm instructions executed
system.cpu1.kern.inst.quiesce 2541 # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei 62895 # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0 19560 37.60% 37.60% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22 1924 3.70% 41.30% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30 293 0.56% 41.86% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31 30244 58.14% 100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total 52021 # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0 19198 47.61% 47.61% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22 1924 4.77% 52.38% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30 293 0.73% 53.11% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31 18906 46.89% 100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total 40321 # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0 1872948111000 98.19% 98.19% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22 564456500 0.03% 98.22% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30 141435000 0.01% 98.22% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31 33894599000 1.78% 100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total 1907548601500 # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0 0.981493 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31 0.625116 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total 0.775091 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2 1 0.64% 0.64% # number of syscalls executed
system.cpu1.kern.syscall::3 16 10.19% 10.83% # number of syscalls executed
system.cpu1.kern.syscall::6 16 10.19% 21.02% # number of syscalls executed
system.cpu1.kern.syscall::15 1 0.64% 21.66% # number of syscalls executed
system.cpu1.kern.syscall::17 10 6.37% 28.03% # number of syscalls executed
system.cpu1.kern.syscall::19 3 1.91% 29.94% # number of syscalls executed
system.cpu1.kern.syscall::20 2 1.27% 31.21% # number of syscalls executed
system.cpu1.kern.syscall::23 3 1.91% 33.12% # number of syscalls executed
system.cpu1.kern.syscall::24 3 1.91% 35.03% # number of syscalls executed
system.cpu1.kern.syscall::33 6 3.82% 38.85% # number of syscalls executed
system.cpu1.kern.syscall::45 28 17.83% 56.69% # number of syscalls executed
system.cpu1.kern.syscall::47 3 1.91% 58.60% # number of syscalls executed
system.cpu1.kern.syscall::48 2 1.27% 59.87% # number of syscalls executed
system.cpu1.kern.syscall::54 2 1.27% 61.15% # number of syscalls executed
system.cpu1.kern.syscall::58 1 0.64% 61.78% # number of syscalls executed
system.cpu1.kern.syscall::59 1 0.64% 62.42% # number of syscalls executed
system.cpu1.kern.syscall::71 39 24.84% 87.26% # number of syscalls executed
system.cpu1.kern.syscall::74 13 8.28% 95.54% # number of syscalls executed
system.cpu1.kern.syscall::90 1 0.64% 96.18% # number of syscalls executed
system.cpu1.kern.syscall::92 2 1.27% 97.45% # number of syscalls executed
system.cpu1.kern.syscall::132 3 1.91% 99.36% # number of syscalls executed
system.cpu1.kern.syscall::144 1 0.64% 100.00% # number of syscalls executed
system.cpu1.kern.syscall::total 157 # number of syscalls executed
system.cpu1.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed
system.cpu1.kern.callpal::wripir 181 0.33% 0.33% # number of callpals executed
system.cpu1.kern.callpal::wrmces 1 0.00% 0.34% # number of callpals executed
system.cpu1.kern.callpal::wrfen 1 0.00% 0.34% # number of callpals executed
system.cpu1.kern.callpal::swpctx 1228 2.25% 2.59% # number of callpals executed
system.cpu1.kern.callpal::tbi 5 0.01% 2.60% # number of callpals executed
system.cpu1.kern.callpal::wrent 7 0.01% 2.61% # number of callpals executed
system.cpu1.kern.callpal::swpipl 46558 85.31% 87.92% # number of callpals executed
system.cpu1.kern.callpal::rdps 3077 5.64% 93.55% # number of callpals executed
system.cpu1.kern.callpal::wrkgp 1 0.00% 93.56% # number of callpals executed
system.cpu1.kern.callpal::wrusp 6 0.01% 93.57% # number of callpals executed
system.cpu1.kern.callpal::rdusp 1 0.00% 93.57% # number of callpals executed
system.cpu1.kern.callpal::whami 3 0.01% 93.57% # number of callpals executed
system.cpu1.kern.callpal::rti 3246 5.95% 99.52% # number of callpals executed
system.cpu1.kern.callpal::callsys 212 0.39% 99.91% # number of callpals executed
system.cpu1.kern.callpal::imb 48 0.09% 100.00% # number of callpals executed
system.cpu1.kern.callpal::rdunique 1 0.00% 100.00% # number of callpals executed
system.cpu1.kern.callpal::total 54577 # number of callpals executed
system.cpu1.kern.mode_switch::kernel 1699 # number of protection mode switches
system.cpu1.kern.mode_switch::user 669 # number of protection mode switches
system.cpu1.kern.mode_switch::idle 2429 # number of protection mode switches
system.cpu1.kern.mode_good::kernel 888
system.cpu1.kern.mode_good::user 669
system.cpu1.kern.mode_good::idle 219
system.cpu1.kern.mode_switch_good::kernel 0.522660 # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user 1 # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle 0.090161 # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total 0.370231 # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel 5315508000 0.28% 0.28% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user 1058693000 0.06% 0.33% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle 1901174392500 99.67% 100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context 1229 # number of times the context was actually changed
---------- End Simulation Statistics ----------
|