1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
|
---------- Begin Simulation Statistics ----------
sim_seconds 2.824845 # Number of seconds simulated
sim_ticks 2824844934500 # Number of ticks simulated
final_tick 2824844934500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 301884 # Simulator instruction rate (inst/s)
host_op_rate 366207 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 6935241973 # Simulator tick rate (ticks/s)
host_mem_usage 588164 # Number of bytes of host memory used
host_seconds 407.32 # Real time elapsed on the host
sim_insts 122962642 # Number of instructions simulated
sim_ops 149162643 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu0.dtb.walker 192 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.itb.walker 64 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.inst 540004 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data 4201700 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.dtb.walker 64 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst 117312 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data 902784 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.dtb.walker 1664 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst 307648 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data 1658880 # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.dtb.walker 4224 # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst 418176 # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data 2992192 # Number of bytes read from this memory
system.physmem.bytes_read::realview.ide 960 # Number of bytes read from this memory
system.physmem.bytes_read::total 11145864 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst 540004 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst 117312 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst 307648 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst 418176 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 1383140 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 8393280 # Number of bytes written to this memory
system.physmem.bytes_written::cpu0.data 17524 # Number of bytes written to this memory
system.physmem.bytes_written::total 8410804 # Number of bytes written to this memory
system.physmem.num_reads::cpu0.dtb.walker 3 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.itb.walker 1 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.inst 16891 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data 66171 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.dtb.walker 1 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst 1833 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data 14106 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.dtb.walker 26 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst 4807 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data 25920 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.dtb.walker 66 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst 6534 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data 46753 # Number of read requests responded to by this memory
system.physmem.num_reads::realview.ide 15 # Number of read requests responded to by this memory
system.physmem.num_reads::total 183127 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 131145 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data 4381 # Number of write requests responded to by this memory
system.physmem.num_writes::total 135526 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.dtb.walker 68 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.itb.walker 23 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.inst 191162 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data 1487409 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.dtb.walker 23 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst 41529 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data 319587 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.dtb.walker 589 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst 108908 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data 587246 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.dtb.walker 1495 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst 148035 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data 1059241 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::realview.ide 340 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 3945655 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst 191162 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst 41529 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst 108908 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst 148035 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 489634 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 2971236 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu0.data 6204 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 2977439 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 2971236 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.dtb.walker 68 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.itb.walker 23 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst 191162 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data 1493613 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.dtb.walker 23 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst 41529 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data 319587 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.dtb.walker 589 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst 108908 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data 587246 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.dtb.walker 1495 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst 148035 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data 1059241 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::realview.ide 340 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 6923094 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 100046 # Number of read requests accepted
system.physmem.writeReqs 68732 # Number of write requests accepted
system.physmem.readBursts 100046 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 68732 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 6396992 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 5952 # Total number of bytes read from write queue
system.physmem.bytesWritten 4397632 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 6402944 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 4398848 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 93 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 6841 # Per bank write bursts
system.physmem.perBankRdBursts::1 6294 # Per bank write bursts
system.physmem.perBankRdBursts::2 6670 # Per bank write bursts
system.physmem.perBankRdBursts::3 6264 # Per bank write bursts
system.physmem.perBankRdBursts::4 6125 # Per bank write bursts
system.physmem.perBankRdBursts::5 5943 # Per bank write bursts
system.physmem.perBankRdBursts::6 6707 # Per bank write bursts
system.physmem.perBankRdBursts::7 6704 # Per bank write bursts
system.physmem.perBankRdBursts::8 6491 # Per bank write bursts
system.physmem.perBankRdBursts::9 6555 # Per bank write bursts
system.physmem.perBankRdBursts::10 6154 # Per bank write bursts
system.physmem.perBankRdBursts::11 5521 # Per bank write bursts
system.physmem.perBankRdBursts::12 5628 # Per bank write bursts
system.physmem.perBankRdBursts::13 6555 # Per bank write bursts
system.physmem.perBankRdBursts::14 6152 # Per bank write bursts
system.physmem.perBankRdBursts::15 5349 # Per bank write bursts
system.physmem.perBankWrBursts::0 4568 # Per bank write bursts
system.physmem.perBankWrBursts::1 4266 # Per bank write bursts
system.physmem.perBankWrBursts::2 4764 # Per bank write bursts
system.physmem.perBankWrBursts::3 4205 # Per bank write bursts
system.physmem.perBankWrBursts::4 4158 # Per bank write bursts
system.physmem.perBankWrBursts::5 4117 # Per bank write bursts
system.physmem.perBankWrBursts::6 4748 # Per bank write bursts
system.physmem.perBankWrBursts::7 4286 # Per bank write bursts
system.physmem.perBankWrBursts::8 4452 # Per bank write bursts
system.physmem.perBankWrBursts::9 4767 # Per bank write bursts
system.physmem.perBankWrBursts::10 4196 # Per bank write bursts
system.physmem.perBankWrBursts::11 3943 # Per bank write bursts
system.physmem.perBankWrBursts::12 3845 # Per bank write bursts
system.physmem.perBankWrBursts::13 4709 # Per bank write bursts
system.physmem.perBankWrBursts::14 4129 # Per bank write bursts
system.physmem.perBankWrBursts::15 3560 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 2 # Number of times write queue was full causing retry
system.physmem.totGap 2823278666500 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 100046 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 68732 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 76464 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 20945 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 2008 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 532 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 4 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 74 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 70 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 68 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 67 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 65 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 65 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 65 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 65 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 65 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 65 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 65 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 64 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 65 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 66 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 65 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 1166 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 1573 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 3388 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 3527 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 3829 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 3770 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 3650 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 3815 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 3963 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 3852 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 4123 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 4441 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 4054 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 4276 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 4801 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 4046 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 3937 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 3856 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 444 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 135 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 85 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 62 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 62 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 77 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 61 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 34 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 45 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 60 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 41 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 42 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 47 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 42 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 21 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 24 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 45 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 38 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 28 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 38 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 32 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 42 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 18 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 27 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 21 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 18 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 35 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 16 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 20 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 6 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 5 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 39182 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 275.494666 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 163.171776 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 307.907235 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 16210 41.37% 41.37% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 9497 24.24% 65.61% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 3855 9.84% 75.45% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 2019 5.15% 80.60% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 1646 4.20% 84.80% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 1042 2.66% 87.46% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 570 1.45% 88.92% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 566 1.44% 90.36% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 3777 9.64% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 39182 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 3537 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 28.251343 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 474.824507 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-1023 3535 99.94% 99.94% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::1024-2047 1 0.03% 99.97% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::27648-28671 1 0.03% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 3537 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 3537 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 19.426915 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 18.022626 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 11.137247 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::0-3 7 0.20% 0.20% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::4-7 2 0.06% 0.25% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::8-11 2 0.06% 0.31% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::12-15 5 0.14% 0.45% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16-19 3142 88.83% 89.28% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::20-23 84 2.37% 91.66% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::24-27 38 1.07% 92.73% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::28-31 37 1.05% 93.78% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::32-35 22 0.62% 94.40% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::36-39 9 0.25% 94.66% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::40-43 25 0.71% 95.36% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::44-47 6 0.17% 95.53% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::48-51 52 1.47% 97.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::52-55 8 0.23% 97.23% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::56-59 5 0.14% 97.37% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::60-63 10 0.28% 97.65% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::64-67 31 0.88% 98.53% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::68-71 1 0.03% 98.56% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::72-75 1 0.03% 98.59% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::76-79 15 0.42% 99.01% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::80-83 29 0.82% 99.83% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::100-103 1 0.03% 99.86% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::112-115 1 0.03% 99.89% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::128-131 1 0.03% 99.92% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::144-147 3 0.08% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 3537 # Writes before turning the bus around for reads
system.physmem.totQLat 1310108250 # Total ticks spent queuing
system.physmem.totMemAccLat 3184227000 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 499765000 # Total ticks spent in databus transfers
system.physmem.avgQLat 13107.24 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 31857.24 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 2.26 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 1.56 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 2.27 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 1.56 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 0.03 # Data bus utilization in percentage
system.physmem.busUtilRead 0.02 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.01 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing
system.physmem.avgWrQLen 28.41 # Average write queue length when enqueuing
system.physmem.readRowHits 80619 # Number of row buffer hits during reads
system.physmem.writeRowHits 48864 # Number of row buffer hits during writes
system.physmem.readRowHitRate 80.66 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 71.09 # Row buffer hit rate for writes
system.physmem.avgGap 16727764.68 # Average gap between requests
system.physmem.pageHitRate 76.76 # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy 156212280 # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy 85094625 # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy 402051000 # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy 227525760 # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy 179782062720 # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy 73198076175 # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy 1622869382250 # Energy for precharge background per rank (pJ)
system.physmem_0.totalEnergy 1876720404810 # Total energy per rank (pJ)
system.physmem_0.averagePower 667.445189 # Core power per rank (mW)
system.physmem_0.memoryStateTime::IDLE 2640467902750 # Time in different power states
system.physmem_0.memoryStateTime::REF 91913120000 # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_0.memoryStateTime::ACT 20211500000 # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states
system.physmem_1.actEnergy 140003640 # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy 76213500 # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy 377559000 # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy 217734480 # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy 179782062720 # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy 72424788525 # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy 1619952843000 # Energy for precharge background per rank (pJ)
system.physmem_1.totalEnergy 1872971204865 # Total energy per rank (pJ)
system.physmem_1.averagePower 667.534203 # Core power per rank (mW)
system.physmem_1.memoryStateTime::IDLE 2641599878750 # Time in different power states
system.physmem_1.memoryStateTime::REF 91913120000 # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_1.memoryStateTime::ACT 19067953250 # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states
system.realview.nvmem.bytes_read::cpu0.inst 20 # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total 20 # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu0.inst 20 # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total 20 # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu0.inst 5 # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total 5 # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu0.inst 7 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total 7 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu0.inst 7 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total 7 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.inst 7 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total 7 # Total bandwidth to/from this memory (bytes/s)
system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs 1 # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages 540 # Number of full page size DMA writes.
system.cf0.dma_write_bytes 2318336 # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs 631 # Number of DMA write transactions.
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu0.dtb.walker.walks 4956 # Table walker walks requested
system.cpu0.dtb.walker.walksShort 4956 # Table walker walks initiated with short descriptors
system.cpu0.dtb.walker.walkWaitTime::samples 4956 # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::0 4956 100.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::total 4956 # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walksPending::samples 57378110626 # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::mean 1.254713 # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::0 -14614977624 -25.47% -25.47% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::1 71993088250 125.47% 100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::total 57378110626 # Table walker pending requests distribution
system.cpu0.dtb.walker.walkPageSizes::4K 2714 66.86% 66.86% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::1M 1345 33.14% 100.00% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::total 4059 # Table walker page sizes translated
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data 4956 # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total 4956 # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data 4059 # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total 4059 # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total 9015 # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits 0 # ITB inst hits
system.cpu0.dtb.inst_misses 0 # ITB inst misses
system.cpu0.dtb.read_hits 12035285 # DTB read hits
system.cpu0.dtb.read_misses 4159 # DTB read misses
system.cpu0.dtb.write_hits 9387276 # DTB write hits
system.cpu0.dtb.write_misses 797 # DTB write misses
system.cpu0.dtb.flush_tlb 170 # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva 344 # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries 2853 # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults 725 # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults 165 # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses 12039444 # DTB read accesses
system.cpu0.dtb.write_accesses 9388073 # DTB write accesses
system.cpu0.dtb.inst_accesses 0 # ITB inst accesses
system.cpu0.dtb.hits 21422561 # DTB hits
system.cpu0.dtb.misses 4956 # DTB misses
system.cpu0.dtb.accesses 21427517 # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu0.itb.walker.walks 2296 # Table walker walks requested
system.cpu0.itb.walker.walksShort 2296 # Table walker walks initiated with short descriptors
system.cpu0.itb.walker.walkWaitTime::samples 2296 # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::0 2296 100.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::total 2296 # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walksPending::samples 57378110626 # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::mean 1.254717 # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::0 -14615152624 -25.47% -25.47% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::1 71993263250 125.47% 100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::total 57378110626 # Table walker pending requests distribution
system.cpu0.itb.walker.walkPageSizes::4K 1260 74.03% 74.03% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::1M 442 25.97% 100.00% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::total 1702 # Table walker page sizes translated
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst 2296 # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total 2296 # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst 1702 # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total 1702 # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total 3998 # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits 57357207 # ITB inst hits
system.cpu0.itb.inst_misses 2296 # ITB inst misses
system.cpu0.itb.read_hits 0 # DTB read hits
system.cpu0.itb.read_misses 0 # DTB read misses
system.cpu0.itb.write_hits 0 # DTB write hits
system.cpu0.itb.write_misses 0 # DTB write misses
system.cpu0.itb.flush_tlb 170 # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva 344 # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries 1708 # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses 0 # DTB read accesses
system.cpu0.itb.write_accesses 0 # DTB write accesses
system.cpu0.itb.inst_accesses 57359503 # ITB inst accesses
system.cpu0.itb.hits 57357207 # DTB hits
system.cpu0.itb.misses 2296 # DTB misses
system.cpu0.itb.accesses 57359503 # DTB accesses
system.cpu0.numCycles 69413199 # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu0.kern.inst.arm 0 # number of arm instructions executed
system.cpu0.kern.inst.quiesce 3088 # number of quiesce instructions executed
system.cpu0.committedInsts 55950811 # Number of instructions committed
system.cpu0.committedOps 67895775 # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses 59559074 # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses 4429 # Number of float alu accesses
system.cpu0.num_func_calls 5748533 # number of times a function call or return occured
system.cpu0.num_conditional_control_insts 7418510 # number of instructions that are conditional controls
system.cpu0.num_int_insts 59559074 # number of integer instructions
system.cpu0.num_fp_insts 4429 # number of float instructions
system.cpu0.num_int_register_reads 109971244 # number of times the integer registers were read
system.cpu0.num_int_register_writes 41296090 # number of times the integer registers were written
system.cpu0.num_fp_register_reads 3323 # number of times the floating registers were read
system.cpu0.num_fp_register_writes 1108 # number of times the floating registers were written
system.cpu0.num_cc_register_reads 206667111 # number of times the CC registers were read
system.cpu0.num_cc_register_writes 25287842 # number of times the CC registers were written
system.cpu0.num_mem_refs 21990124 # number of memory refs
system.cpu0.num_load_insts 12179885 # Number of load instructions
system.cpu0.num_store_insts 9810239 # Number of store instructions
system.cpu0.num_idle_cycles 65532351.821320 # Number of idle cycles
system.cpu0.num_busy_cycles 3880847.178680 # Number of busy cycles
system.cpu0.not_idle_fraction 0.055909 # Percentage of non-idle cycles
system.cpu0.idle_fraction 0.944091 # Percentage of idle cycles
system.cpu0.Branches 13556627 # Number of branches fetched
system.cpu0.op_class::No_OpClass 2177 0.00% 0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu 46939683 68.04% 68.05% # Class of executed instruction
system.cpu0.op_class::IntMult 49866 0.07% 68.12% # Class of executed instruction
system.cpu0.op_class::IntDiv 0 0.00% 68.12% # Class of executed instruction
system.cpu0.op_class::FloatAdd 0 0.00% 68.12% # Class of executed instruction
system.cpu0.op_class::FloatCmp 0 0.00% 68.12% # Class of executed instruction
system.cpu0.op_class::FloatCvt 0 0.00% 68.12% # Class of executed instruction
system.cpu0.op_class::FloatMult 0 0.00% 68.12% # Class of executed instruction
system.cpu0.op_class::FloatDiv 0 0.00% 68.12% # Class of executed instruction
system.cpu0.op_class::FloatSqrt 0 0.00% 68.12% # Class of executed instruction
system.cpu0.op_class::SimdAdd 0 0.00% 68.12% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc 0 0.00% 68.12% # Class of executed instruction
system.cpu0.op_class::SimdAlu 0 0.00% 68.12% # Class of executed instruction
system.cpu0.op_class::SimdCmp 0 0.00% 68.12% # Class of executed instruction
system.cpu0.op_class::SimdCvt 0 0.00% 68.12% # Class of executed instruction
system.cpu0.op_class::SimdMisc 0 0.00% 68.12% # Class of executed instruction
system.cpu0.op_class::SimdMult 0 0.00% 68.12% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc 0 0.00% 68.12% # Class of executed instruction
system.cpu0.op_class::SimdShift 0 0.00% 68.12% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc 0 0.00% 68.12% # Class of executed instruction
system.cpu0.op_class::SimdSqrt 0 0.00% 68.12% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd 0 0.00% 68.12% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu 0 0.00% 68.12% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp 0 0.00% 68.12% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt 0 0.00% 68.12% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv 0 0.00% 68.12% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc 3817 0.01% 68.12% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult 0 0.00% 68.12% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc 0 0.00% 68.12% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt 0 0.00% 68.12% # Class of executed instruction
system.cpu0.op_class::MemRead 12179885 17.66% 85.78% # Class of executed instruction
system.cpu0.op_class::MemWrite 9810239 14.22% 100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu0.op_class::total 68985667 # Class of executed instruction
system.cpu0.dcache.tags.replacements 833417 # number of replacements
system.cpu0.dcache.tags.tagsinuse 511.996599 # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs 46053699 # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs 833929 # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs 55.224964 # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle 23053500 # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data 479.718134 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu1.data 11.522877 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu2.data 5.743087 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu3.data 15.012501 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data 0.936949 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu1.data 0.022506 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu2.data 0.011217 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu3.data 0.029321 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total 0.999993 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0 91 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1 370 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2 51 # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses 193158098 # Number of tag accesses
system.cpu0.dcache.tags.data_accesses 193158098 # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data 11428917 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::cpu1.data 3665384 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::cpu2.data 4294725 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::cpu3.data 6439390 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total 25828416 # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data 9038916 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu1.data 2620667 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu2.data 3331215 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu3.data 3935723 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total 18926521 # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data 169434 # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu1.data 54580 # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu2.data 74986 # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu3.data 86424 # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total 385424 # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 210126 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 74902 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu2.data 77543 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu3.data 87725 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total 450296 # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data 211417 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu1.data 76882 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu2.data 80173 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu3.data 91598 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total 460070 # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data 20467833 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu1.data 6286051 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu2.data 7625940 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu3.data 10375113 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total 44754937 # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data 20637267 # number of overall hits
system.cpu0.dcache.overall_hits::cpu1.data 6340631 # number of overall hits
system.cpu0.dcache.overall_hits::cpu2.data 7700926 # number of overall hits
system.cpu0.dcache.overall_hits::cpu3.data 10461537 # number of overall hits
system.cpu0.dcache.overall_hits::total 45140361 # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data 163054 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu1.data 56550 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu2.data 94465 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu3.data 206058 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total 520127 # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data 128070 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu1.data 30037 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu2.data 97212 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu3.data 1098175 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total 1353494 # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data 50296 # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu1.data 17954 # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu2.data 32256 # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu3.data 38131 # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total 138637 # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 3902 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 2617 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu2.data 3585 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu3.data 7920 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total 18024 # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data 2 # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu3.data 25 # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total 27 # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data 291124 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu1.data 86587 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu2.data 191677 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu3.data 1304233 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total 1873621 # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data 341420 # number of overall misses
system.cpu0.dcache.overall_misses::cpu1.data 104541 # number of overall misses
system.cpu0.dcache.overall_misses::cpu2.data 223933 # number of overall misses
system.cpu0.dcache.overall_misses::cpu3.data 1342364 # number of overall misses
system.cpu0.dcache.overall_misses::total 2012258 # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 1025638000 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::cpu2.data 1410367000 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::cpu3.data 3710226000 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 6146231000 # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 1809303500 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu2.data 6517751997 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu3.data 77696262478 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 86023317975 # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 36347500 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu2.data 49512000 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu3.data 113107500 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total 198967000 # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu3.data 883000 # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total 883000 # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu1.data 2834941500 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::cpu2.data 7928118997 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::cpu3.data 81406488478 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 92169548975 # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu1.data 2834941500 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::cpu2.data 7928118997 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::cpu3.data 81406488478 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 92169548975 # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data 11591971 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu1.data 3721934 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu2.data 4389190 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu3.data 6645448 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total 26348543 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data 9166986 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu1.data 2650704 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu2.data 3428427 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu3.data 5033898 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total 20280015 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data 219730 # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu1.data 72534 # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu2.data 107242 # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu3.data 124555 # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total 524061 # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 214028 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 77519 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu2.data 81128 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu3.data 95645 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total 468320 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 211419 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 76882 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu2.data 80173 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu3.data 91623 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total 460097 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data 20758957 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu1.data 6372638 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu2.data 7817617 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu3.data 11679346 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total 46628558 # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data 20978687 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu1.data 6445172 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu2.data 7924859 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu3.data 11803901 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total 47152619 # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.014066 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.015194 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu2.data 0.021522 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu3.data 0.031007 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total 0.019740 # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.013971 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.011332 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu2.data 0.028355 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu3.data 0.218156 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total 0.066740 # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data 0.228899 # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu1.data 0.247525 # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu2.data 0.300778 # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu3.data 0.306138 # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total 0.264544 # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.018231 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.033759 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu2.data 0.044189 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu3.data 0.082806 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.038487 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.000009 # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu3.data 0.000273 # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total 0.000059 # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data 0.014024 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu1.data 0.013587 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu2.data 0.024519 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu3.data 0.111670 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total 0.040182 # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data 0.016275 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu1.data 0.016220 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu2.data 0.028257 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu3.data 0.113722 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total 0.042675 # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 18136.834660 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu2.data 14930.048166 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu3.data 18005.736249 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 11816.788977 # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 60235.825815 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu2.data 67046.784317 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu3.data 70750.347147 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 63556.482685 # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13888.995032 # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 13810.878661 # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 14281.250000 # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11039.003551 # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu3.data 35320 # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 32703.703704 # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 32740.959959 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu2.data 41361.869171 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu3.data 62417.135955 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49193.272799 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 27117.987201 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu2.data 35403.977962 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu3.data 60644.123709 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45804.041517 # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs 501932 # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets 35431 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs 12377 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets 549 # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs 40.553607 # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 64.537341 # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes 0 # number of fast writes performed
system.cpu0.dcache.cache_copies 0 # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks 692124 # number of writebacks
system.cpu0.dcache.writebacks::total 692124 # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data 75 # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::cpu2.data 15084 # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::cpu3.data 94480 # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total 109639 # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu2.data 44242 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu3.data 1010049 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total 1054291 # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu1.data 1596 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu2.data 2333 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu3.data 5503 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total 9432 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu1.data 75 # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu2.data 59326 # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu3.data 1104529 # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total 1163930 # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu1.data 75 # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu2.data 59326 # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu3.data 1104529 # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total 1163930 # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 56475 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::cpu2.data 79381 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::cpu3.data 111578 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total 247434 # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 30037 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu2.data 52970 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu3.data 88126 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total 171133 # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu1.data 17691 # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu2.data 22463 # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu3.data 28075 # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total 68229 # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 1021 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu2.data 1252 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu3.data 2417 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total 4690 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu3.data 25 # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total 25 # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu1.data 86512 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu2.data 132351 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu3.data 199704 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total 418567 # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu1.data 104203 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu2.data 154814 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu3.data 227779 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total 486796 # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu1.data 3539 # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu2.data 5604 # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu3.data 8403 # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total 17546 # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu1.data 2884 # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu2.data 4346 # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu3.data 6631 # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total 13861 # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu1.data 6423 # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu2.data 9950 # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu3.data 15034 # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total 31407 # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 967480000 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu2.data 1154731000 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu3.data 1737713500 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 3859924500 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 1779266500 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu2.data 3530686500 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu3.data 6386365938 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 11696318938 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu1.data 234355500 # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu2.data 312434500 # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu3.data 488593000 # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 1035383000 # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 16564500 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data 21022000 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data 38674500 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 76261000 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu3.data 858000 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 858000 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 2746746500 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu2.data 4685417500 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu3.data 8124079438 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 15556243438 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 2981102000 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu2.data 4997852000 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu3.data 8612672438 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 16591626438 # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 629109500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data 1118645000 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data 1808845000 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 3556599500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 517115500 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data 860105000 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data 1408279452 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 2785499952 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 1146225000 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu2.data 1978750000 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu3.data 3217124452 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total 6342099452 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.015174 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.018086 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu3.data 0.016790 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.009391 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.011332 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.015450 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu3.data 0.017507 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.008439 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu1.data 0.243899 # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu2.data 0.209461 # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu3.data 0.225402 # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total 0.130193 # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.013171 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data 0.015432 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data 0.025271 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.010015 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu3.data 0.000273 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.000054 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.013576 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu2.data 0.016930 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu3.data 0.017099 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total 0.008977 # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.016168 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu2.data 0.019535 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu3.data 0.019297 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total 0.010324 # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 17131.119965 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 14546.692533 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 15573.979638 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15599.814496 # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 59235.825815 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 66654.455352 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 72468.578376 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 68346.367667 # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 13247.159573 # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data 13908.850109 # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data 17403.134461 # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 15175.116153 # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 16223.800196 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 16790.734824 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 16001.034340 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16260.341151 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 34320 # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 34320 # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 31749.890189 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu2.data 35401.451444 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu3.data 40680.604485 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 37165.479930 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 28608.600520 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu2.data 32282.945987 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu3.data 37811.529763 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 34083.325331 # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 177764.764058 # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data 199615.453248 # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data 215261.811258 # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 202701.441924 # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 179304.958391 # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data 197907.271054 # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data 212378.140854 # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 200959.523267 # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 178456.328818 # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data 198869.346734 # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data 213989.919649 # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 201932.672716 # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements 1977299 # number of replacements
system.cpu0.icache.tags.tagsinuse 511.446080 # Cycle average of tags in use
system.cpu0.icache.tags.total_refs 94017526 # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs 1977811 # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs 47.536153 # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle 12783647500 # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst 433.555546 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu1.inst 10.959606 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu2.inst 24.981249 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu3.inst 41.949679 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst 0.846788 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu1.inst 0.021405 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu2.inst 0.048792 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu3.inst 0.081933 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total 0.998918 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0 117 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1 220 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2 173 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3 2 # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses 98016445 # Number of tag accesses
system.cpu0.icache.tags.data_accesses 98016445 # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst 56629058 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu1.inst 17886575 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu2.inst 10324474 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu3.inst 9177419 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total 94017526 # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst 56629058 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu1.inst 17886575 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu2.inst 10324474 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu3.inst 9177419 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total 94017526 # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst 56629058 # number of overall hits
system.cpu0.icache.overall_hits::cpu1.inst 17886575 # number of overall hits
system.cpu0.icache.overall_hits::cpu2.inst 10324474 # number of overall hits
system.cpu0.icache.overall_hits::cpu3.inst 9177419 # number of overall hits
system.cpu0.icache.overall_hits::total 94017526 # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst 729851 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu1.inst 205937 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu2.inst 497244 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu3.inst 588040 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total 2021072 # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst 729851 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu1.inst 205937 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu2.inst 497244 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu3.inst 588040 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total 2021072 # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst 729851 # number of overall misses
system.cpu0.icache.overall_misses::cpu1.inst 205937 # number of overall misses
system.cpu0.icache.overall_misses::cpu2.inst 497244 # number of overall misses
system.cpu0.icache.overall_misses::cpu3.inst 588040 # number of overall misses
system.cpu0.icache.overall_misses::total 2021072 # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 2906684000 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::cpu2.inst 7063506500 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::cpu3.inst 8485451487 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 18455641987 # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu1.inst 2906684000 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::cpu2.inst 7063506500 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::cpu3.inst 8485451487 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 18455641987 # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu1.inst 2906684000 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::cpu2.inst 7063506500 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::cpu3.inst 8485451487 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 18455641987 # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst 57358909 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu1.inst 18092512 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu2.inst 10821718 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu3.inst 9765459 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total 96038598 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst 57358909 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu1.inst 18092512 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu2.inst 10821718 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu3.inst 9765459 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total 96038598 # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst 57358909 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu1.inst 18092512 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu2.inst 10821718 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu3.inst 9765459 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total 96038598 # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.012724 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.011382 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu2.inst 0.045949 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu3.inst 0.060216 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total 0.021044 # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst 0.012724 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu1.inst 0.011382 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu2.inst 0.045949 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu3.inst 0.060216 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total 0.021044 # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst 0.012724 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu1.inst 0.011382 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu2.inst 0.045949 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu3.inst 0.060216 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total 0.021044 # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 14114.433055 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::cpu2.inst 14205.312684 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::cpu3.inst 14430.058307 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 9131.610347 # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 14114.433055 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu2.inst 14205.312684 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu3.inst 14430.058307 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 9131.610347 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 14114.433055 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu2.inst 14205.312684 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu3.inst 14430.058307 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 9131.610347 # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs 7577 # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs 331 # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 22.891239 # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu0.icache.fast_writes 0 # number of fast writes performed
system.cpu0.icache.cache_copies 0 # number of cache copies performed
system.cpu0.icache.writebacks::writebacks 1977299 # number of writebacks
system.cpu0.icache.writebacks::total 1977299 # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu3.inst 43224 # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total 43224 # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu3.inst 43224 # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total 43224 # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu3.inst 43224 # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total 43224 # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 205937 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::cpu2.inst 497244 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::cpu3.inst 544816 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total 1247997 # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu1.inst 205937 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu2.inst 497244 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu3.inst 544816 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total 1247997 # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu1.inst 205937 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu2.inst 497244 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu3.inst 544816 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total 1247997 # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 2700747000 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu2.inst 6566263500 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu3.inst 7404631489 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 16671641989 # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 2700747000 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu2.inst 6566263500 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu3.inst 7404631489 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 16671641989 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 2700747000 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu2.inst 6566263500 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu3.inst 7404631489 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 16671641989 # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.011382 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.045949 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu3.inst 0.055790 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.012995 # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.011382 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu2.inst 0.045949 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu3.inst 0.055790 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total 0.012995 # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.011382 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu2.inst 0.045949 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu3.inst 0.055790 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total 0.012995 # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 13114.433055 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 13205.314695 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 13591.068341 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13358.719603 # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 13114.433055 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu2.inst 13205.314695 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu3.inst 13591.068341 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13358.719603 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 13114.433055 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu2.inst 13205.314695 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu3.inst 13591.068341 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13358.719603 # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu1.dtb.walker.walks 1898 # Table walker walks requested
system.cpu1.dtb.walker.walksShort 1898 # Table walker walks initiated with short descriptors
system.cpu1.dtb.walker.walksShortTerminationLevel::Level1 494 # Level at which table walker walks with short descriptors terminate
system.cpu1.dtb.walker.walksShortTerminationLevel::Level2 1404 # Level at which table walker walks with short descriptors terminate
system.cpu1.dtb.walker.walkWaitTime::samples 1898 # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::0 1898 100.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::total 1898 # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkCompletionTime::samples 1607 # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::mean 13317.672682 # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::gmean 11568.146418 # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::stdev 7309.305815 # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::0-16383 1216 75.67% 75.67% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::16384-32767 390 24.27% 99.94% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::131072-147455 1 0.06% 100.00% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::total 1607 # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walksPending::samples 1000016000 # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::0 1000016000 100.00% 100.00% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::total 1000016000 # Table walker pending requests distribution
system.cpu1.dtb.walker.walkPageSizes::4K 1115 69.38% 69.38% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::1M 492 30.62% 100.00% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::total 1607 # Table walker page sizes translated
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data 1898 # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total 1898 # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data 1607 # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total 1607 # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total 3505 # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits 0 # ITB inst hits
system.cpu1.dtb.inst_misses 0 # ITB inst misses
system.cpu1.dtb.read_hits 3875526 # DTB read hits
system.cpu1.dtb.read_misses 1673 # DTB read misses
system.cpu1.dtb.write_hits 2730535 # DTB write hits
system.cpu1.dtb.write_misses 225 # DTB write misses
system.cpu1.dtb.flush_tlb 151 # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva 137 # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries 1104 # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults 239 # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults 65 # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses 3877199 # DTB read accesses
system.cpu1.dtb.write_accesses 2730760 # DTB write accesses
system.cpu1.dtb.inst_accesses 0 # ITB inst accesses
system.cpu1.dtb.hits 6606061 # DTB hits
system.cpu1.dtb.misses 1898 # DTB misses
system.cpu1.dtb.accesses 6607959 # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu1.itb.walker.walks 937 # Table walker walks requested
system.cpu1.itb.walker.walksShort 937 # Table walker walks initiated with short descriptors
system.cpu1.itb.walker.walksShortTerminationLevel::Level1 181 # Level at which table walker walks with short descriptors terminate
system.cpu1.itb.walker.walksShortTerminationLevel::Level2 756 # Level at which table walker walks with short descriptors terminate
system.cpu1.itb.walker.walkWaitTime::samples 937 # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::0 937 100.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::total 937 # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkCompletionTime::samples 679 # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::mean 12754.050074 # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::gmean 11061.595827 # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::stdev 6405.303661 # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::4096-6143 193 28.42% 28.42% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::6144-8191 2 0.29% 28.72% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::10240-12287 178 26.22% 54.93% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::12288-14335 59 8.69% 63.62% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::14336-16383 121 17.82% 81.44% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::22528-24575 122 17.97% 99.41% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::24576-26623 4 0.59% 100.00% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::total 679 # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walksPending::samples 1000000500 # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::0 1000000500 100.00% 100.00% # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::total 1000000500 # Table walker pending requests distribution
system.cpu1.itb.walker.walkPageSizes::4K 498 73.34% 73.34% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::1M 181 26.66% 100.00% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::total 679 # Table walker page sizes translated
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst 937 # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total 937 # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst 679 # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total 679 # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total 1616 # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits 18092512 # ITB inst hits
system.cpu1.itb.inst_misses 937 # ITB inst misses
system.cpu1.itb.read_hits 0 # DTB read hits
system.cpu1.itb.read_misses 0 # DTB read misses
system.cpu1.itb.write_hits 0 # DTB write hits
system.cpu1.itb.write_misses 0 # DTB write misses
system.cpu1.itb.flush_tlb 151 # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva 137 # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries 710 # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses 0 # DTB read accesses
system.cpu1.itb.write_accesses 0 # DTB write accesses
system.cpu1.itb.inst_accesses 18093449 # ITB inst accesses
system.cpu1.itb.hits 18092512 # DTB hits
system.cpu1.itb.misses 937 # DTB misses
system.cpu1.itb.accesses 18093449 # DTB accesses
system.cpu1.numCycles 144009903 # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu1.kern.inst.arm 0 # number of arm instructions executed
system.cpu1.kern.inst.quiesce 0 # number of quiesce instructions executed
system.cpu1.committedInsts 17421496 # Number of instructions committed
system.cpu1.committedOps 20899704 # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses 18577797 # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses 1420 # Number of float alu accesses
system.cpu1.num_func_calls 1993621 # number of times a function call or return occured
system.cpu1.num_conditional_control_insts 2230861 # number of instructions that are conditional controls
system.cpu1.num_int_insts 18577797 # number of integer instructions
system.cpu1.num_fp_insts 1420 # number of float instructions
system.cpu1.num_int_register_reads 34369600 # number of times the integer registers were read
system.cpu1.num_int_register_writes 13035963 # number of times the integer registers were written
system.cpu1.num_fp_register_reads 1160 # number of times the floating registers were read
system.cpu1.num_fp_register_writes 260 # number of times the floating registers were written
system.cpu1.num_cc_register_reads 76091586 # number of times the CC registers were read
system.cpu1.num_cc_register_writes 7577345 # number of times the CC registers were written
system.cpu1.num_mem_refs 6800182 # number of memory refs
system.cpu1.num_load_insts 3918123 # Number of load instructions
system.cpu1.num_store_insts 2882059 # Number of store instructions
system.cpu1.num_idle_cycles 136636530.852378 # Number of idle cycles
system.cpu1.num_busy_cycles 7373372.147622 # Number of busy cycles
system.cpu1.not_idle_fraction 0.051200 # Percentage of non-idle cycles
system.cpu1.idle_fraction 0.948800 # Percentage of idle cycles
system.cpu1.Branches 4337148 # Number of branches fetched
system.cpu1.op_class::No_OpClass 23 0.00% 0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu 14686036 68.30% 68.30% # Class of executed instruction
system.cpu1.op_class::IntMult 16352 0.08% 68.37% # Class of executed instruction
system.cpu1.op_class::IntDiv 0 0.00% 68.37% # Class of executed instruction
system.cpu1.op_class::FloatAdd 0 0.00% 68.37% # Class of executed instruction
system.cpu1.op_class::FloatCmp 0 0.00% 68.37% # Class of executed instruction
system.cpu1.op_class::FloatCvt 0 0.00% 68.37% # Class of executed instruction
system.cpu1.op_class::FloatMult 0 0.00% 68.37% # Class of executed instruction
system.cpu1.op_class::FloatDiv 0 0.00% 68.37% # Class of executed instruction
system.cpu1.op_class::FloatSqrt 0 0.00% 68.37% # Class of executed instruction
system.cpu1.op_class::SimdAdd 0 0.00% 68.37% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc 0 0.00% 68.37% # Class of executed instruction
system.cpu1.op_class::SimdAlu 0 0.00% 68.37% # Class of executed instruction
system.cpu1.op_class::SimdCmp 0 0.00% 68.37% # Class of executed instruction
system.cpu1.op_class::SimdCvt 0 0.00% 68.37% # Class of executed instruction
system.cpu1.op_class::SimdMisc 0 0.00% 68.37% # Class of executed instruction
system.cpu1.op_class::SimdMult 0 0.00% 68.37% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc 0 0.00% 68.37% # Class of executed instruction
system.cpu1.op_class::SimdShift 0 0.00% 68.37% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc 0 0.00% 68.37% # Class of executed instruction
system.cpu1.op_class::SimdSqrt 0 0.00% 68.37% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd 0 0.00% 68.37% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu 0 0.00% 68.37% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp 0 0.00% 68.37% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt 0 0.00% 68.37% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv 0 0.00% 68.37% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc 955 0.00% 68.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult 0 0.00% 68.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc 0 0.00% 68.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt 0 0.00% 68.38% # Class of executed instruction
system.cpu1.op_class::MemRead 3918123 18.22% 86.60% # Class of executed instruction
system.cpu1.op_class::MemWrite 2882059 13.40% 100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu1.op_class::total 21503548 # Class of executed instruction
system.cpu2.branchPred.lookups 5770264 # Number of BP lookups
system.cpu2.branchPred.condPredicted 2970192 # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect 504477 # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups 3340147 # Number of BTB lookups
system.cpu2.branchPred.BTBHits 1745677 # Number of BTB hits
system.cpu2.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct 52.263478 # BTB Hit Percentage
system.cpu2.branchPred.usedRAS 1611184 # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect 331954 # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups 670735 # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits 637081 # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses 33654 # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted 21230 # Number of mispredicted indirect branches.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu2.dtb.walker.walks 12712 # Table walker walks requested
system.cpu2.dtb.walker.walksShort 12712 # Table walker walks initiated with short descriptors
system.cpu2.dtb.walker.walksShortTerminationLevel::Level1 8004 # Level at which table walker walks with short descriptors terminate
system.cpu2.dtb.walker.walksShortTerminationLevel::Level2 4708 # Level at which table walker walks with short descriptors terminate
system.cpu2.dtb.walker.walkWaitTime::samples 12712 # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0 12712 100.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total 12712 # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkCompletionTime::samples 2182 # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean 12059.578368 # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean 10400.362655 # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev 6359.555797 # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::2048-4095 13 0.60% 0.60% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::4096-6143 665 30.48% 31.07% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::6144-8191 1 0.05% 31.12% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::10240-12287 773 35.43% 66.54% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::12288-14335 182 8.34% 74.89% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::14336-16383 171 7.84% 82.72% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::22528-24575 366 16.77% 99.50% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::24576-26623 11 0.50% 100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total 2182 # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walksPending::samples 2000052000 # Table walker pending requests distribution
system.cpu2.dtb.walker.walksPending::0 2000052000 100.00% 100.00% # Table walker pending requests distribution
system.cpu2.dtb.walker.walksPending::total 2000052000 # Table walker pending requests distribution
system.cpu2.dtb.walker.walkPageSizes::4K 1365 62.56% 62.56% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::1M 817 37.44% 100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total 2182 # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data 12712 # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total 12712 # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data 2182 # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total 2182 # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total 14894 # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits 0 # ITB inst hits
system.cpu2.dtb.inst_misses 0 # ITB inst misses
system.cpu2.dtb.read_hits 4621518 # DTB read hits
system.cpu2.dtb.read_misses 11435 # DTB read misses
system.cpu2.dtb.write_hits 3537262 # DTB write hits
system.cpu2.dtb.write_misses 1277 # DTB write misses
system.cpu2.dtb.flush_tlb 153 # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva 162 # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries 1476 # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults 227 # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults 324 # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults 121 # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses 4632953 # DTB read accesses
system.cpu2.dtb.write_accesses 3538539 # DTB write accesses
system.cpu2.dtb.inst_accesses 0 # ITB inst accesses
system.cpu2.dtb.hits 8158780 # DTB hits
system.cpu2.dtb.misses 12712 # DTB misses
system.cpu2.dtb.accesses 8171492 # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu2.itb.walker.walks 1416 # Table walker walks requested
system.cpu2.itb.walker.walksShort 1416 # Table walker walks initiated with short descriptors
system.cpu2.itb.walker.walksShortTerminationLevel::Level1 256 # Level at which table walker walks with short descriptors terminate
system.cpu2.itb.walker.walksShortTerminationLevel::Level2 1160 # Level at which table walker walks with short descriptors terminate
system.cpu2.itb.walker.walkWaitTime::samples 1416 # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0 1416 100.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total 1416 # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkCompletionTime::samples 870 # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean 12294.252874 # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean 10677.468386 # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev 6303.110021 # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::4096-6143 282 32.41% 32.41% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::6144-8191 1 0.11% 32.53% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::10240-12287 251 28.85% 61.38% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::12288-14335 36 4.14% 65.52% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::14336-16383 152 17.47% 82.99% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::16384-18431 1 0.11% 83.10% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::22528-24575 145 16.67% 99.77% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::24576-26623 2 0.23% 100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total 870 # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walksPending::samples 2000037500 # Table walker pending requests distribution
system.cpu2.itb.walker.walksPending::0 2000037500 100.00% 100.00% # Table walker pending requests distribution
system.cpu2.itb.walker.walksPending::total 2000037500 # Table walker pending requests distribution
system.cpu2.itb.walker.walkPageSizes::4K 614 70.57% 70.57% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::1M 256 29.43% 100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total 870 # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst 1416 # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total 1416 # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst 870 # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total 870 # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total 2286 # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits 10823576 # ITB inst hits
system.cpu2.itb.inst_misses 1416 # ITB inst misses
system.cpu2.itb.read_hits 0 # DTB read hits
system.cpu2.itb.read_misses 0 # DTB read misses
system.cpu2.itb.write_hits 0 # DTB write hits
system.cpu2.itb.write_misses 0 # DTB write misses
system.cpu2.itb.flush_tlb 153 # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva 162 # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries 879 # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults 1762 # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses 0 # DTB read accesses
system.cpu2.itb.write_accesses 0 # DTB write accesses
system.cpu2.itb.inst_accesses 10824992 # ITB inst accesses
system.cpu2.itb.hits 10823576 # DTB hits
system.cpu2.itb.misses 1416 # DTB misses
system.cpu2.itb.accesses 10824992 # DTB accesses
system.cpu2.numCycles 1395003779 # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu2.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu2.committedInsts 20361751 # Number of instructions committed
system.cpu2.committedOps 24653563 # Number of ops (including micro ops) committed
system.cpu2.discardedOps 1458677 # Number of ops (including micro ops) which were discarded before commit
system.cpu2.numFetchSuspends 555 # Number of times Execute suspended instruction fetching
system.cpu2.quiesceCycles 4254696736 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.cpi 68.510993 # CPI: cycles per instruction
system.cpu2.ipc 0.014596 # IPC: instructions per cycle
system.cpu2.op_class_0::No_OpClass 53 0.00% 0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu 16404326 66.54% 66.54% # Class of committed instruction
system.cpu2.op_class_0::IntMult 20837 0.08% 66.62% # Class of committed instruction
system.cpu2.op_class_0::IntDiv 0 0.00% 66.62% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd 0 0.00% 66.62% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp 0 0.00% 66.62% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt 0 0.00% 66.62% # Class of committed instruction
system.cpu2.op_class_0::FloatMult 0 0.00% 66.62% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv 0 0.00% 66.62% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt 0 0.00% 66.62% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd 0 0.00% 66.62% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc 0 0.00% 66.62% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu 0 0.00% 66.62% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp 0 0.00% 66.62% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt 0 0.00% 66.62% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc 0 0.00% 66.62% # Class of committed instruction
system.cpu2.op_class_0::SimdMult 0 0.00% 66.62% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc 0 0.00% 66.62% # Class of committed instruction
system.cpu2.op_class_0::SimdShift 0 0.00% 66.62% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc 0 0.00% 66.62% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt 0 0.00% 66.62% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd 0 0.00% 66.62% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu 0 0.00% 66.62% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp 0 0.00% 66.62% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt 0 0.00% 66.62% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv 0 0.00% 66.62% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc 1376 0.01% 66.63% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult 0 0.00% 66.63% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc 0 0.00% 66.63% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt 0 0.00% 66.63% # Class of committed instruction
system.cpu2.op_class_0::MemRead 4532751 18.39% 85.02% # Class of committed instruction
system.cpu2.op_class_0::MemWrite 3694220 14.98% 100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu2.op_class_0::total 24653563 # Class of committed instruction
system.cpu2.kern.inst.arm 0 # number of arm instructions executed
system.cpu2.kern.inst.quiesce 0 # number of quiesce instructions executed
system.cpu2.tickCycles 42378112 # Number of cycles that the object actually ticked
system.cpu2.idleCycles 1352625667 # Total number of cycles that the object has spent stopped
system.cpu3.branchPred.lookups 13251998 # Number of BP lookups
system.cpu3.branchPred.condPredicted 7208175 # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect 300007 # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups 8273745 # Number of BTB lookups
system.cpu3.branchPred.BTBHits 4241517 # Number of BTB hits
system.cpu3.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct 51.264778 # BTB Hit Percentage
system.cpu3.branchPred.usedRAS 3096619 # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect 16788 # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups 2038227 # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits 1978271 # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses 59956 # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted 18256 # Number of mispredicted indirect branches.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu3.dtb.walker.walks 33988 # Table walker walks requested
system.cpu3.dtb.walker.walksShort 33988 # Table walker walks initiated with short descriptors
system.cpu3.dtb.walker.walksShortTerminationLevel::Level1 11189 # Level at which table walker walks with short descriptors terminate
system.cpu3.dtb.walker.walksShortTerminationLevel::Level2 8109 # Level at which table walker walks with short descriptors terminate
system.cpu3.dtb.walker.walksSquashedBefore 14690 # Table walks squashed before starting
system.cpu3.dtb.walker.walkWaitTime::samples 19298 # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::mean 517.203855 # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::stdev 3689.785170 # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::0-16383 19110 99.03% 99.03% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::16384-32767 146 0.76% 99.78% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::32768-49151 30 0.16% 99.94% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::49152-65535 4 0.02% 99.96% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::65536-81919 3 0.02% 99.97% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::81920-98303 2 0.01% 99.98% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::98304-114687 1 0.01% 99.99% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::114688-131071 1 0.01% 99.99% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::147456-163839 1 0.01% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::total 19298 # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkCompletionTime::samples 6381 # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::mean 13105.939508 # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::gmean 10791.784480 # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::stdev 9136.863267 # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::0-32767 6254 98.01% 98.01% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::32768-65535 124 1.94% 99.95% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::65536-98303 1 0.02% 99.97% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::131072-163839 1 0.02% 99.98% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::360448-393215 1 0.02% 100.00% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::total 6381 # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walksPending::samples -8047267064 # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::mean 0.135073 # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::0-1 -8095966564 100.61% 100.61% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::2-3 33943000 -0.42% 100.18% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::4-5 7702500 -0.10% 100.09% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::6-7 2846000 -0.04% 100.05% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::8-9 1530000 -0.02% 100.03% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::10-11 743500 -0.01% 100.02% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::12-13 398000 -0.00% 100.02% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::14-15 810000 -0.01% 100.01% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::16-17 216000 -0.00% 100.01% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::18-19 164500 -0.00% 100.00% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::20-21 85000 -0.00% 100.00% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::22-23 84500 -0.00% 100.00% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::24-25 64500 -0.00% 100.00% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::26-27 35000 -0.00% 100.00% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::28-29 17500 -0.00% 100.00% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::30-31 59500 -0.00% 100.00% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::total -8047267064 # Table walker pending requests distribution
system.cpu3.dtb.walker.walkPageSizes::4K 1874 70.21% 70.21% # Table walker page sizes translated
system.cpu3.dtb.walker.walkPageSizes::1M 795 29.79% 100.00% # Table walker page sizes translated
system.cpu3.dtb.walker.walkPageSizes::total 2669 # Table walker page sizes translated
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data 33988 # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total 33988 # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data 2669 # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total 2669 # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total 36657 # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits 0 # ITB inst hits
system.cpu3.dtb.inst_misses 0 # ITB inst misses
system.cpu3.dtb.read_hits 7187515 # DTB read hits
system.cpu3.dtb.read_misses 29422 # DTB read misses
system.cpu3.dtb.write_hits 5346412 # DTB write hits
system.cpu3.dtb.write_misses 4566 # DTB write misses
system.cpu3.dtb.flush_tlb 162 # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva 274 # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries 1921 # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults 451 # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults 735 # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults 408 # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses 7216937 # DTB read accesses
system.cpu3.dtb.write_accesses 5350978 # DTB write accesses
system.cpu3.dtb.inst_accesses 0 # ITB inst accesses
system.cpu3.dtb.hits 12533927 # DTB hits
system.cpu3.dtb.misses 33988 # DTB misses
system.cpu3.dtb.accesses 12567915 # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu3.itb.walker.walks 4586 # Table walker walks requested
system.cpu3.itb.walker.walksShort 4586 # Table walker walks initiated with short descriptors
system.cpu3.itb.walker.walksShortTerminationLevel::Level1 1476 # Level at which table walker walks with short descriptors terminate
system.cpu3.itb.walker.walksShortTerminationLevel::Level2 2630 # Level at which table walker walks with short descriptors terminate
system.cpu3.itb.walker.walksSquashedBefore 480 # Table walks squashed before starting
system.cpu3.itb.walker.walkWaitTime::samples 4106 # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::mean 1386.751096 # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::stdev 5919.935544 # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::0-8191 3869 94.23% 94.23% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::8192-16383 140 3.41% 97.64% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::16384-24575 51 1.24% 98.88% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::24576-32767 18 0.44% 99.32% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::32768-40959 9 0.22% 99.54% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::40960-49151 8 0.19% 99.73% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::49152-57343 3 0.07% 99.81% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::57344-65535 2 0.05% 99.85% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::65536-73727 1 0.02% 99.88% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::73728-81919 1 0.02% 99.90% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::81920-90111 2 0.05% 99.95% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::90112-98303 1 0.02% 99.98% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::106496-114687 1 0.02% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::total 4106 # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkCompletionTime::samples 1793 # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::mean 12167.875070 # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::gmean 9929.586957 # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::stdev 7490.636626 # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::0-4095 25 1.39% 1.39% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::4096-8191 685 38.20% 39.60% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::8192-12287 343 19.13% 58.73% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::12288-16383 337 18.80% 77.52% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::16384-20479 34 1.90% 79.42% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::20480-24575 327 18.24% 97.66% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::24576-28671 25 1.39% 99.05% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::28672-32767 2 0.11% 99.16% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::32768-36863 8 0.45% 99.61% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::36864-40959 3 0.17% 99.78% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::40960-45055 1 0.06% 99.83% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::45056-49151 1 0.06% 99.89% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::49152-53247 2 0.11% 100.00% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::total 1793 # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walksPending::samples -8048536564 # Table walker pending requests distribution
system.cpu3.itb.walker.walksPending::mean 0.273748 # Table walker pending requests distribution
system.cpu3.itb.walker.walksPending::stdev 0.444975 # Table walker pending requests distribution
system.cpu3.itb.walker.walksPending::0 -5842963052 72.60% 72.60% # Table walker pending requests distribution
system.cpu3.itb.walker.walksPending::1 -2207207512 27.42% 100.02% # Table walker pending requests distribution
system.cpu3.itb.walker.walksPending::2 1197000 -0.01% 100.01% # Table walker pending requests distribution
system.cpu3.itb.walker.walksPending::3 240000 -0.00% 100.00% # Table walker pending requests distribution
system.cpu3.itb.walker.walksPending::4 159500 -0.00% 100.00% # Table walker pending requests distribution
system.cpu3.itb.walker.walksPending::5 37500 -0.00% 100.00% # Table walker pending requests distribution
system.cpu3.itb.walker.walksPending::total -8048536564 # Table walker pending requests distribution
system.cpu3.itb.walker.walkPageSizes::4K 959 73.04% 73.04% # Table walker page sizes translated
system.cpu3.itb.walker.walkPageSizes::1M 354 26.96% 100.00% # Table walker page sizes translated
system.cpu3.itb.walker.walkPageSizes::total 1313 # Table walker page sizes translated
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst 4586 # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total 4586 # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst 1313 # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total 1313 # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total 5899 # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits 9766961 # ITB inst hits
system.cpu3.itb.inst_misses 4586 # ITB inst misses
system.cpu3.itb.read_hits 0 # DTB read hits
system.cpu3.itb.read_misses 0 # DTB read misses
system.cpu3.itb.write_hits 0 # DTB write hits
system.cpu3.itb.write_misses 0 # DTB write misses
system.cpu3.itb.flush_tlb 162 # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva 274 # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries 1310 # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults 793 # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses 0 # DTB read accesses
system.cpu3.itb.write_accesses 0 # DTB write accesses
system.cpu3.itb.inst_accesses 9771547 # ITB inst accesses
system.cpu3.itb.hits 9766961 # DTB hits
system.cpu3.itb.misses 4586 # DTB misses
system.cpu3.itb.accesses 9771547 # DTB accesses
system.cpu3.numCycles 57688008 # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu3.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles 20811667 # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts 52032939 # Number of instructions fetch has processed
system.cpu3.fetch.Branches 13251998 # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches 9316407 # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles 33930226 # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles 1581195 # Number of cycles fetch has spent squashing
system.cpu3.fetch.TlbCycles 68181 # Number of cycles fetch has spent waiting for tlb
system.cpu3.fetch.MiscStallCycles 837 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingDrainCycles 231 # Number of cycles fetch has spent waiting on pipes to drain
system.cpu3.fetch.PendingTrapStallCycles 120341 # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles 80383 # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles 479 # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines 9765461 # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes 207701 # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.ItlbSquashes 2399 # Number of outstanding ITLB misses that were squashed
system.cpu3.fetch.rateDist::samples 55802921 # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean 1.126478 # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev 2.271735 # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0 41696635 74.72% 74.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1 1836227 3.29% 78.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2 1165179 2.09% 80.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3 3688200 6.61% 86.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4 906119 1.62% 88.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5 549240 0.98% 89.32% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6 2914414 5.22% 94.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7 602851 1.08% 95.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8 2444056 4.38% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total 55802921 # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate 0.229718 # Number of branch fetches per cycle
system.cpu3.fetch.rate 0.901971 # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles 14568500 # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles 31866419 # Number of cycles decode is blocked
system.cpu3.decode.RunCycles 7772530 # Number of cycles decode is running
system.cpu3.decode.UnblockCycles 890722 # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles 704491 # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved 971896 # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred 87220 # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts 44589995 # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts 289462 # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles 704491 # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles 15048240 # Number of cycles rename is idle
system.cpu3.rename.BlockCycles 3770694 # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles 21829138 # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles 8174722 # Number of cycles rename is running
system.cpu3.rename.UnblockCycles 6275353 # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts 42740341 # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents 1149 # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents 970338 # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents 89122 # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents 4852694 # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands 44469906 # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups 196241867 # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups 47658111 # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups 4195 # Number of floating rename lookups
system.cpu3.rename.CommittedMaps 37088315 # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps 7381591 # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts 715058 # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts 665415 # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts 5054904 # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads 7671721 # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores 5900836 # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads 1096117 # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores 1546300 # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded 41143792 # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded 502169 # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued 39136227 # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued 53751 # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined 5932360 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined 13678384 # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved 53132 # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples 55802921 # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean 0.701329 # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev 1.406591 # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0 40242426 72.12% 72.12% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1 5178735 9.28% 81.40% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2 3976743 7.13% 88.52% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3 3203415 5.74% 94.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4 1255788 2.25% 96.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5 764372 1.37% 97.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6 832267 1.49% 99.37% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7 238253 0.43% 99.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8 110922 0.20% 100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total 55802921 # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu 55579 9.37% 9.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult 0 0.00% 9.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv 0 0.00% 9.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd 0 0.00% 9.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp 0 0.00% 9.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt 0 0.00% 9.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult 0 0.00% 9.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv 0 0.00% 9.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt 0 0.00% 9.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd 0 0.00% 9.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc 0 0.00% 9.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu 0 0.00% 9.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp 0 0.00% 9.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt 0 0.00% 9.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc 0 0.00% 9.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult 0 0.00% 9.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc 0 0.00% 9.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift 0 0.00% 9.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc 0 0.00% 9.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt 0 0.00% 9.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd 0 0.00% 9.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu 0 0.00% 9.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp 0 0.00% 9.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt 0 0.00% 9.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv 0 0.00% 9.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc 0 0.00% 9.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult 0 0.00% 9.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc 0 0.00% 9.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt 0 0.00% 9.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead 279420 47.11% 56.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite 258160 43.52% 100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass 84 0.00% 0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu 26095739 66.68% 66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult 29921 0.08% 66.76% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv 0 0.00% 66.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd 0 0.00% 66.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp 0 0.00% 66.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt 0 0.00% 66.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult 0 0.00% 66.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv 0 0.00% 66.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt 0 0.00% 66.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd 0 0.00% 66.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc 0 0.00% 66.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu 0 0.00% 66.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp 0 0.00% 66.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt 0 0.00% 66.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc 0 0.00% 66.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult 0 0.00% 66.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc 0 0.00% 66.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift 0 0.00% 66.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc 0 0.00% 66.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt 0 0.00% 66.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd 0 0.00% 66.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu 0 0.00% 66.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp 0 0.00% 66.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt 0 0.00% 66.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv 0 0.00% 66.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc 2385 0.01% 66.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult 0 0.00% 66.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc 2 0.00% 66.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt 0 0.00% 66.76% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead 7397588 18.90% 85.66% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite 5610508 14.34% 100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total 39136227 # Type of FU issued
system.cpu3.iq.rate 0.678412 # Inst issue rate
system.cpu3.iq.fu_busy_cnt 593159 # FU busy when requested
system.cpu3.iq.fu_busy_rate 0.015156 # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads 134713506 # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes 47601839 # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses 37987745 # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads 8779 # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes 5136 # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses 3873 # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses 39724596 # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses 4706 # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads 167565 # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads 1160512 # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses 1106 # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation 29283 # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores 565980 # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads 108566 # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked 42617 # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles 704491 # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles 3164370 # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles 480380 # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts 41688366 # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts 67674 # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts 7671721 # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts 5900836 # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts 259515 # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents 22770 # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents 451545 # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents 29283 # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect 127479 # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect 130166 # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts 257645 # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts 38819065 # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts 7269277 # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts 283258 # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp 0 # number of swp insts executed
system.cpu3.iew.exec_nop 42405 # number of nop insts executed
system.cpu3.iew.exec_refs 12824699 # number of memory reference insts executed
system.cpu3.iew.exec_branches 7229147 # Number of branches executed
system.cpu3.iew.exec_stores 5555422 # Number of stores executed
system.cpu3.iew.exec_rate 0.672914 # Inst execution rate
system.cpu3.iew.wb_sent 38534574 # cumulative count of insts sent to commit
system.cpu3.iew.wb_count 37991618 # cumulative count of insts written-back
system.cpu3.iew.wb_producers 19895902 # num instructions producing a value
system.cpu3.iew.wb_consumers 34654427 # num instructions consuming a value
system.cpu3.iew.wb_rate 0.658570 # insts written-back per cycle
system.cpu3.iew.wb_fanout 0.574123 # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts 5941681 # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls 449037 # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts 213879 # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples 54520381 # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean 0.655520 # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev 1.547792 # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0 40723522 74.69% 74.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1 6130634 11.24% 85.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2 3105134 5.70% 91.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3 1318169 2.42% 94.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4 725183 1.33% 95.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5 499193 0.92% 96.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6 937316 1.72% 98.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7 226626 0.42% 98.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8 854604 1.57% 100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total 54520381 # Number of insts commited each cycle
system.cpu3.commit.committedInsts 29254199 # Number of instructions committed
system.cpu3.commit.committedOps 35739216 # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu3.commit.refs 11846065 # Number of memory references committed
system.cpu3.commit.loads 6511209 # Number of loads committed
system.cpu3.commit.membars 174051 # Number of memory barriers committed
system.cpu3.commit.branches 6823805 # Number of branches committed
system.cpu3.commit.fp_insts 3728 # Number of committed floating point instructions.
system.cpu3.commit.int_insts 31222090 # Number of committed integer instructions.
system.cpu3.commit.function_calls 1239495 # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu 23861802 66.77% 66.77% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult 28964 0.08% 66.85% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv 0 0.00% 66.85% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd 0 0.00% 66.85% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp 0 0.00% 66.85% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt 0 0.00% 66.85% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult 0 0.00% 66.85% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv 0 0.00% 66.85% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt 0 0.00% 66.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd 0 0.00% 66.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc 0 0.00% 66.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu 0 0.00% 66.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp 0 0.00% 66.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt 0 0.00% 66.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc 0 0.00% 66.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult 0 0.00% 66.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc 0 0.00% 66.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift 0 0.00% 66.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc 0 0.00% 66.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt 0 0.00% 66.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd 0 0.00% 66.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu 0 0.00% 66.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp 0 0.00% 66.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt 0 0.00% 66.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv 0 0.00% 66.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc 2385 0.01% 66.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult 0 0.00% 66.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc 0 0.00% 66.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt 0 0.00% 66.85% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead 6511209 18.22% 85.07% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite 5334856 14.93% 100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total 35739216 # Class of committed instruction
system.cpu3.commit.bw_lim_events 854604 # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads 89694984 # The number of ROB reads
system.cpu3.rob.rob_writes 84644228 # The number of ROB writes
system.cpu3.timesIdled 227110 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles 1885087 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles 5160958859 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts 29228584 # Number of Instructions Simulated
system.cpu3.committedOps 35713601 # Number of Ops (including micro ops) Simulated
system.cpu3.cpi 1.973685 # CPI: Cycles Per Instruction
system.cpu3.cpi_total 1.973685 # CPI: Total CPI of All Threads
system.cpu3.ipc 0.506667 # IPC: Instructions Per Cycle
system.cpu3.ipc_total 0.506667 # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads 42269804 # number of integer regfile reads
system.cpu3.int_regfile_writes 24060507 # number of integer regfile writes
system.cpu3.fp_regfile_reads 14520 # number of floating regfile reads
system.cpu3.fp_regfile_writes 12259 # number of floating regfile writes
system.cpu3.cc_regfile_reads 137213750 # number of cc regfile reads
system.cpu3.cc_regfile_writes 14769664 # number of cc regfile writes
system.cpu3.misc_regfile_reads 75722045 # number of misc regfile reads
system.cpu3.misc_regfile_writes 336113 # number of misc regfile writes
system.iobus.trans_dist::ReadReq 30181 # Transaction distribution
system.iobus.trans_dist::ReadResp 30181 # Transaction distribution
system.iobus.trans_dist::WriteReq 59010 # Transaction distribution
system.iobus.trans_dist::WriteResp 59010 # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 54148 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 116 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio 434 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 34 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 20 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio 120 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio 834 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 32 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 76 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.lan_fake.pio 4 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.usb_fake.pio 10 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 7244 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 42268 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total 105436 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 72946 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total 72946 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total 178382 # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 67865 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 232 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio 638 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 68 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 40 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio 84 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio 441 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 64 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 152 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.aaci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.lan_fake.pio 8 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.usb_fake.pio 20 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 4753 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 84536 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total 159093 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 2321224 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total 2321224 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total 2480317 # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy 27737500 # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer1.occupancy 101500 # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer2.occupancy 203000 # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer3.occupancy 19500 # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer4.occupancy 16000 # Layer occupancy (ticks)
system.iobus.reqLayer4.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer10.occupancy 13000 # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer16.occupancy 40000 # Layer occupancy (ticks)
system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer19.occupancy 3000 # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer20.occupancy 9000 # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer23.occupancy 3863000 # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer24.occupancy 22351500 # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer25.occupancy 78673017 # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer0.occupancy 48334000 # Layer occupancy (ticks)
system.iobus.respLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer3.occupancy 15512000 # Layer occupancy (ticks)
system.iobus.respLayer3.utilization 0.0 # Layer utilization (%)
system.iocache.tags.replacements 36409 # number of replacements
system.iocache.tags.tagsinuse 1.005569 # Cycle average of tags in use
system.iocache.tags.total_refs 30 # Total number of references to valid blocks.
system.iocache.tags.sampled_refs 36425 # Sample count of references to valid blocks.
system.iocache.tags.avg_refs 0.000824 # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle 249219554509 # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide 1.005569 # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide 0.062848 # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total 0.062848 # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses 328227 # Number of tag accesses
system.iocache.tags.data_accesses 328227 # Number of data accesses
system.iocache.WriteLineReq_hits::realview.ide 29 # number of WriteLineReq hits
system.iocache.WriteLineReq_hits::total 29 # number of WriteLineReq hits
system.iocache.ReadReq_misses::realview.ide 249 # number of ReadReq misses
system.iocache.ReadReq_misses::total 249 # number of ReadReq misses
system.iocache.WriteLineReq_misses::realview.ide 36195 # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total 36195 # number of WriteLineReq misses
system.iocache.demand_misses::realview.ide 249 # number of demand (read+write) misses
system.iocache.demand_misses::total 249 # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide 249 # number of overall misses
system.iocache.overall_misses::total 249 # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide 17512919 # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total 17512919 # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::realview.ide 1907451098 # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total 1907451098 # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::realview.ide 17512919 # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total 17512919 # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide 17512919 # number of overall miss cycles
system.iocache.overall_miss_latency::total 17512919 # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide 249 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total 249 # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::realview.ide 36224 # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total 36224 # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide 249 # number of demand (read+write) accesses
system.iocache.demand_accesses::total 249 # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide 249 # number of overall (read+write) accesses
system.iocache.overall_accesses::total 249 # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::realview.ide 0.999199 # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total 0.999199 # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses
system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses
system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 70333.008032 # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 70333.008032 # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::realview.ide 52699.298190 # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 52699.298190 # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 70333.008032 # average overall miss latency
system.iocache.demand_avg_miss_latency::total 70333.008032 # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 70333.008032 # average overall miss latency
system.iocache.overall_avg_miss_latency::total 70333.008032 # average overall miss latency
system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.writebacks::writebacks 36160 # number of writebacks
system.iocache.writebacks::total 36160 # number of writebacks
system.iocache.ReadReq_mshr_misses::realview.ide 148 # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total 148 # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::realview.ide 15187 # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total 15187 # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide 148 # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total 148 # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide 148 # number of overall MSHR misses
system.iocache.overall_mshr_misses::total 148 # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide 10112919 # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total 10112919 # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::realview.ide 1147424968 # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total 1147424968 # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide 10112919 # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total 10112919 # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide 10112919 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total 10112919 # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide 0.594378 # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total 0.594378 # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::realview.ide 0.419252 # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total 0.419252 # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide 0.594378 # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total 0.594378 # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide 0.594378 # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total 0.594378 # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 68330.533784 # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68330.533784 # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 75553.102522 # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 75553.102522 # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 68330.533784 # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68330.533784 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 68330.533784 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68330.533784 # average overall mshr miss latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.l2c.tags.replacements 103654 # number of replacements
system.l2c.tags.tagsinuse 65094.562586 # Cycle average of tags in use
system.l2c.tags.total_refs 5149242 # Total number of references to valid blocks.
system.l2c.tags.sampled_refs 168905 # Sample count of references to valid blocks.
system.l2c.tags.avg_refs 30.486025 # Average number of references to valid blocks.
system.l2c.tags.warmup_cycle 80133862000 # Cycle when the warmup percentage was hit.
system.l2c.tags.occ_blocks::writebacks 49018.245054 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.dtb.walker 0.971846 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.itb.walker 0.000095 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.inst 4276.002230 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.data 2253.870491 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.dtb.walker 0.966972 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.inst 903.622290 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.data 882.214682 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu2.dtb.walker 22.046662 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu2.inst 1923.753709 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu2.data 720.306234 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu3.dtb.walker 49.949258 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu3.inst 3365.651455 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu3.data 1676.961608 # Average occupied blocks per requestor
system.l2c.tags.occ_percent::writebacks 0.747959 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.dtb.walker 0.000015 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.inst 0.065247 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.data 0.034391 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.dtb.walker 0.000015 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.inst 0.013788 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.data 0.013462 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu2.dtb.walker 0.000336 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu2.inst 0.029354 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu2.data 0.010991 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu3.dtb.walker 0.000762 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu3.inst 0.051356 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu3.data 0.025588 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::total 0.993264 # Average percentage of cache occupancy
system.l2c.tags.occ_task_id_blocks::1023 64 # Occupied blocks per task id
system.l2c.tags.occ_task_id_blocks::1024 65187 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1023::4 64 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::0 23 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::1 85 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::2 2167 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::3 7607 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::4 55305 # Occupied blocks per task id
system.l2c.tags.occ_task_id_percent::1023 0.000977 # Percentage of cache occupancy per task id
system.l2c.tags.occ_task_id_percent::1024 0.994675 # Percentage of cache occupancy per task id
system.l2c.tags.tag_accesses 45502420 # Number of tag accesses
system.l2c.tags.data_accesses 45502420 # Number of data accesses
system.l2c.ReadReq_hits::cpu0.dtb.walker 4144 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.itb.walker 2033 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.dtb.walker 1722 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.itb.walker 868 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu2.dtb.walker 13393 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu2.itb.walker 1189 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu3.dtb.walker 21090 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu3.itb.walker 4127 # number of ReadReq hits
system.l2c.ReadReq_hits::total 48566 # number of ReadReq hits
system.l2c.WritebackDirty_hits::writebacks 692124 # number of WritebackDirty hits
system.l2c.WritebackDirty_hits::total 692124 # number of WritebackDirty hits
system.l2c.WritebackClean_hits::writebacks 1939703 # number of WritebackClean hits
system.l2c.WritebackClean_hits::total 1939703 # number of WritebackClean hits
system.l2c.UpgradeReq_hits::cpu0.data 12 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu1.data 2 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu2.data 11 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu3.data 42 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total 67 # number of UpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu0.data 2 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu3.data 17 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::total 19 # number of SCUpgradeReq hits
system.l2c.ReadExReq_hits::cpu0.data 66572 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu1.data 17866 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu2.data 28004 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu3.data 44211 # number of ReadExReq hits
system.l2c.ReadExReq_hits::total 156653 # number of ReadExReq hits
system.l2c.ReadCleanReq_hits::cpu0.inst 721971 # number of ReadCleanReq hits
system.l2c.ReadCleanReq_hits::cpu1.inst 204101 # number of ReadCleanReq hits
system.l2c.ReadCleanReq_hits::cpu2.inst 492422 # number of ReadCleanReq hits
system.l2c.ReadCleanReq_hits::cpu3.inst 538161 # number of ReadCleanReq hits
system.l2c.ReadCleanReq_hits::total 1956655 # number of ReadCleanReq hits
system.l2c.ReadSharedReq_hits::cpu0.data 211223 # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::cpu1.data 72596 # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::cpu2.data 101112 # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::cpu3.data 137862 # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::total 522793 # number of ReadSharedReq hits
system.l2c.demand_hits::cpu0.dtb.walker 4144 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.itb.walker 2033 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.inst 721971 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.data 277795 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.dtb.walker 1722 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.itb.walker 868 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.inst 204101 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.data 90462 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.dtb.walker 13393 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.itb.walker 1189 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.inst 492422 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.data 129116 # number of demand (read+write) hits
system.l2c.demand_hits::cpu3.dtb.walker 21090 # number of demand (read+write) hits
system.l2c.demand_hits::cpu3.itb.walker 4127 # number of demand (read+write) hits
system.l2c.demand_hits::cpu3.inst 538161 # number of demand (read+write) hits
system.l2c.demand_hits::cpu3.data 182073 # number of demand (read+write) hits
system.l2c.demand_hits::total 2684667 # number of demand (read+write) hits
system.l2c.overall_hits::cpu0.dtb.walker 4144 # number of overall hits
system.l2c.overall_hits::cpu0.itb.walker 2033 # number of overall hits
system.l2c.overall_hits::cpu0.inst 721971 # number of overall hits
system.l2c.overall_hits::cpu0.data 277795 # number of overall hits
system.l2c.overall_hits::cpu1.dtb.walker 1722 # number of overall hits
system.l2c.overall_hits::cpu1.itb.walker 868 # number of overall hits
system.l2c.overall_hits::cpu1.inst 204101 # number of overall hits
system.l2c.overall_hits::cpu1.data 90462 # number of overall hits
system.l2c.overall_hits::cpu2.dtb.walker 13393 # number of overall hits
system.l2c.overall_hits::cpu2.itb.walker 1189 # number of overall hits
system.l2c.overall_hits::cpu2.inst 492422 # number of overall hits
system.l2c.overall_hits::cpu2.data 129116 # number of overall hits
system.l2c.overall_hits::cpu3.dtb.walker 21090 # number of overall hits
system.l2c.overall_hits::cpu3.itb.walker 4127 # number of overall hits
system.l2c.overall_hits::cpu3.inst 538161 # number of overall hits
system.l2c.overall_hits::cpu3.data 182073 # number of overall hits
system.l2c.overall_hits::total 2684667 # number of overall hits
system.l2c.ReadReq_misses::cpu0.dtb.walker 3 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.itb.walker 1 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.dtb.walker 1 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu2.dtb.walker 26 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu3.dtb.walker 66 # number of ReadReq misses
system.l2c.ReadReq_misses::total 97 # number of ReadReq misses
system.l2c.UpgradeReq_misses::cpu0.data 1115 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu1.data 373 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu2.data 575 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu3.data 724 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 2787 # number of UpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu3.data 8 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::total 8 # number of SCUpgradeReq misses
system.l2c.ReadExReq_misses::cpu0.data 60371 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu1.data 11796 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu2.data 24381 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu3.data 43155 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 139703 # number of ReadExReq misses
system.l2c.ReadCleanReq_misses::cpu0.inst 7874 # number of ReadCleanReq misses
system.l2c.ReadCleanReq_misses::cpu1.inst 1833 # number of ReadCleanReq misses
system.l2c.ReadCleanReq_misses::cpu2.inst 4814 # number of ReadCleanReq misses
system.l2c.ReadCleanReq_misses::cpu3.inst 6539 # number of ReadCleanReq misses
system.l2c.ReadCleanReq_misses::total 21060 # number of ReadCleanReq misses
system.l2c.ReadSharedReq_misses::cpu0.data 6029 # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::cpu1.data 2591 # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::cpu2.data 1983 # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::cpu3.data 4202 # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::total 14805 # number of ReadSharedReq misses
system.l2c.demand_misses::cpu0.dtb.walker 3 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.itb.walker 1 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.inst 7874 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.data 66400 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.dtb.walker 1 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.inst 1833 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.data 14387 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.dtb.walker 26 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.inst 4814 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.data 26364 # number of demand (read+write) misses
system.l2c.demand_misses::cpu3.dtb.walker 66 # number of demand (read+write) misses
system.l2c.demand_misses::cpu3.inst 6539 # number of demand (read+write) misses
system.l2c.demand_misses::cpu3.data 47357 # number of demand (read+write) misses
system.l2c.demand_misses::total 175665 # number of demand (read+write) misses
system.l2c.overall_misses::cpu0.dtb.walker 3 # number of overall misses
system.l2c.overall_misses::cpu0.itb.walker 1 # number of overall misses
system.l2c.overall_misses::cpu0.inst 7874 # number of overall misses
system.l2c.overall_misses::cpu0.data 66400 # number of overall misses
system.l2c.overall_misses::cpu1.dtb.walker 1 # number of overall misses
system.l2c.overall_misses::cpu1.inst 1833 # number of overall misses
system.l2c.overall_misses::cpu1.data 14387 # number of overall misses
system.l2c.overall_misses::cpu2.dtb.walker 26 # number of overall misses
system.l2c.overall_misses::cpu2.inst 4814 # number of overall misses
system.l2c.overall_misses::cpu2.data 26364 # number of overall misses
system.l2c.overall_misses::cpu3.dtb.walker 66 # number of overall misses
system.l2c.overall_misses::cpu3.inst 6539 # number of overall misses
system.l2c.overall_misses::cpu3.data 47357 # number of overall misses
system.l2c.overall_misses::total 175665 # number of overall misses
system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 132500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu2.dtb.walker 3451000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu3.dtb.walker 9023500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::total 12607000 # number of ReadReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu1.data 157000 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu2.data 156000 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu3.data 1012500 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::total 1325500 # number of UpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::cpu3.data 317500 # number of SCUpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::total 317500 # number of SCUpgradeReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu1.data 1517069500 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu2.data 3110086000 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu3.data 5724333000 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total 10351488500 # number of ReadExReq miss cycles
system.l2c.ReadCleanReq_miss_latency::cpu1.inst 241264500 # number of ReadCleanReq miss cycles
system.l2c.ReadCleanReq_miss_latency::cpu2.inst 638292000 # number of ReadCleanReq miss cycles
system.l2c.ReadCleanReq_miss_latency::cpu3.inst 866799499 # number of ReadCleanReq miss cycles
system.l2c.ReadCleanReq_miss_latency::total 1746355999 # number of ReadCleanReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu1.data 341211500 # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu2.data 263338500 # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu3.data 578560500 # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::total 1183110500 # number of ReadSharedReq miss cycles
system.l2c.demand_miss_latency::cpu1.dtb.walker 132500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.inst 241264500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.data 1858281000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.dtb.walker 3451000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.inst 638292000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.data 3373424500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu3.dtb.walker 9023500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu3.inst 866799499 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu3.data 6302893500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total 13293561999 # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu1.dtb.walker 132500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.inst 241264500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.data 1858281000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.dtb.walker 3451000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.inst 638292000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.data 3373424500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu3.dtb.walker 9023500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu3.inst 866799499 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu3.data 6302893500 # number of overall miss cycles
system.l2c.overall_miss_latency::total 13293561999 # number of overall miss cycles
system.l2c.ReadReq_accesses::cpu0.dtb.walker 4147 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.itb.walker 2034 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.dtb.walker 1723 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.itb.walker 868 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu2.dtb.walker 13419 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu2.itb.walker 1189 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu3.dtb.walker 21156 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu3.itb.walker 4127 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total 48663 # number of ReadReq accesses(hits+misses)
system.l2c.WritebackDirty_accesses::writebacks 692124 # number of WritebackDirty accesses(hits+misses)
system.l2c.WritebackDirty_accesses::total 692124 # number of WritebackDirty accesses(hits+misses)
system.l2c.WritebackClean_accesses::writebacks 1939703 # number of WritebackClean accesses(hits+misses)
system.l2c.WritebackClean_accesses::total 1939703 # number of WritebackClean accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu0.data 1127 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu1.data 375 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu2.data 586 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu3.data 766 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 2854 # number of UpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu0.data 2 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu3.data 25 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::total 27 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu0.data 126943 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu1.data 29662 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu2.data 52385 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu3.data 87366 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 296356 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::cpu0.inst 729845 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::cpu1.inst 205934 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::cpu2.inst 497236 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::cpu3.inst 544700 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::total 1977715 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu0.data 217252 # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu1.data 75187 # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu2.data 103095 # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu3.data 142064 # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::total 537598 # number of ReadSharedReq accesses(hits+misses)
system.l2c.demand_accesses::cpu0.dtb.walker 4147 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.itb.walker 2034 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.inst 729845 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.data 344195 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.dtb.walker 1723 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.itb.walker 868 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.inst 205934 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.data 104849 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.dtb.walker 13419 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.itb.walker 1189 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.inst 497236 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.data 155480 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu3.dtb.walker 21156 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu3.itb.walker 4127 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu3.inst 544700 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu3.data 229430 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 2860332 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu0.dtb.walker 4147 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.itb.walker 2034 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.inst 729845 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.data 344195 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.dtb.walker 1723 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.itb.walker 868 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.inst 205934 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.data 104849 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.dtb.walker 13419 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.itb.walker 1189 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.inst 497236 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.data 155480 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu3.dtb.walker 21156 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu3.itb.walker 4127 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu3.inst 544700 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu3.data 229430 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 2860332 # number of overall (read+write) accesses
system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000723 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000492 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000580 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu2.dtb.walker 0.001938 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu3.dtb.walker 0.003120 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::total 0.001993 # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu0.data 0.989352 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu1.data 0.994667 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu2.data 0.981229 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu3.data 0.945170 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::total 0.976524 # miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu3.data 0.320000 # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::total 0.296296 # miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu0.data 0.475576 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data 0.397681 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu2.data 0.465419 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu3.data 0.493956 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total 0.471403 # miss rate for ReadExReq accesses
system.l2c.ReadCleanReq_miss_rate::cpu0.inst 0.010789 # miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_miss_rate::cpu1.inst 0.008901 # miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_miss_rate::cpu2.inst 0.009682 # miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_miss_rate::cpu3.inst 0.012005 # miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_miss_rate::total 0.010649 # miss rate for ReadCleanReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu0.data 0.027751 # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu1.data 0.034461 # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu2.data 0.019235 # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu3.data 0.029578 # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::total 0.027539 # miss rate for ReadSharedReq accesses
system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000723 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.itb.walker 0.000492 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.inst 0.010789 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.data 0.192914 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000580 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst 0.008901 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data 0.137216 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.dtb.walker 0.001938 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.inst 0.009682 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.data 0.169565 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu3.dtb.walker 0.003120 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu3.inst 0.012005 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu3.data 0.206412 # miss rate for demand accesses
system.l2c.demand_miss_rate::total 0.061414 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000723 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.itb.walker 0.000492 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.inst 0.010789 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.data 0.192914 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000580 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst 0.008901 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data 0.137216 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.dtb.walker 0.001938 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.inst 0.009682 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.data 0.169565 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu3.dtb.walker 0.003120 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu3.inst 0.012005 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu3.data 0.206412 # miss rate for overall accesses
system.l2c.overall_miss_rate::total 0.061414 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 132500 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu2.dtb.walker 132730.769231 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu3.dtb.walker 136719.696970 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::total 129969.072165 # average ReadReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 420.911528 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu2.data 271.304348 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu3.data 1398.480663 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::total 475.601005 # average UpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu3.data 39687.500000 # average SCUpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::total 39687.500000 # average SCUpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu1.data 128608.808071 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu2.data 127561.871949 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu3.data 132645.881126 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::total 74096.393778 # average ReadExReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 131622.749591 # average ReadCleanReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::cpu2.inst 132590.776901 # average ReadCleanReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::cpu3.inst 132558.418566 # average ReadCleanReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::total 82922.886942 # average ReadCleanReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 131691.045928 # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu2.data 132798.033283 # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu3.data 137686.934793 # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::total 79912.901047 # average ReadSharedReq miss latency
system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 132500 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.inst 131622.749591 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.data 129163.897963 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.dtb.walker 132730.769231 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.inst 132590.776901 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.data 127955.716128 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu3.dtb.walker 136719.696970 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu3.inst 132558.418566 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu3.data 133093.175243 # average overall miss latency
system.l2c.demand_avg_miss_latency::total 75675.643976 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 132500 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.inst 131622.749591 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.data 129163.897963 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.dtb.walker 132730.769231 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.inst 132590.776901 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.data 127955.716128 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu3.dtb.walker 136719.696970 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu3.inst 132558.418566 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu3.data 133093.175243 # average overall miss latency
system.l2c.overall_avg_miss_latency::total 75675.643976 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.writebacks::writebacks 94985 # number of writebacks
system.l2c.writebacks::total 94985 # number of writebacks
system.l2c.ReadCleanReq_mshr_hits::cpu2.inst 3 # number of ReadCleanReq MSHR hits
system.l2c.ReadCleanReq_mshr_hits::cpu3.inst 5 # number of ReadCleanReq MSHR hits
system.l2c.ReadCleanReq_mshr_hits::total 8 # number of ReadCleanReq MSHR hits
system.l2c.ReadSharedReq_mshr_hits::cpu2.data 18 # number of ReadSharedReq MSHR hits
system.l2c.ReadSharedReq_mshr_hits::cpu3.data 42 # number of ReadSharedReq MSHR hits
system.l2c.ReadSharedReq_mshr_hits::total 60 # number of ReadSharedReq MSHR hits
system.l2c.demand_mshr_hits::cpu2.inst 3 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu2.data 18 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu3.inst 5 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu3.data 42 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::total 68 # number of demand (read+write) MSHR hits
system.l2c.overall_mshr_hits::cpu2.inst 3 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu2.data 18 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu3.inst 5 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu3.data 42 # number of overall MSHR hits
system.l2c.overall_mshr_hits::total 68 # number of overall MSHR hits
system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 1 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu2.dtb.walker 26 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu3.dtb.walker 66 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::total 93 # number of ReadReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu1.data 373 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu2.data 575 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu3.data 724 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total 1672 # number of UpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu3.data 8 # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::total 8 # number of SCUpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu1.data 11796 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu2.data 24381 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu3.data 43155 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total 79332 # number of ReadExReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::cpu1.inst 1833 # number of ReadCleanReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::cpu2.inst 4811 # number of ReadCleanReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::cpu3.inst 6534 # number of ReadCleanReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::total 13178 # number of ReadCleanReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu1.data 2591 # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu2.data 1965 # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu3.data 4160 # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::total 8716 # number of ReadSharedReq MSHR misses
system.l2c.demand_mshr_misses::cpu1.dtb.walker 1 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.inst 1833 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.data 14387 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.dtb.walker 26 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.inst 4811 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.data 26346 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu3.dtb.walker 66 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu3.inst 6534 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu3.data 47315 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total 101319 # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu1.dtb.walker 1 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.inst 1833 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.data 14387 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.dtb.walker 26 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.inst 4811 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.data 26346 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu3.dtb.walker 66 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu3.inst 6534 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu3.data 47315 # number of overall MSHR misses
system.l2c.overall_mshr_misses::total 101319 # number of overall MSHR misses
system.l2c.ReadReq_mshr_uncacheable::cpu1.data 3539 # number of ReadReq MSHR uncacheable
system.l2c.ReadReq_mshr_uncacheable::cpu2.data 5604 # number of ReadReq MSHR uncacheable
system.l2c.ReadReq_mshr_uncacheable::cpu3.data 8403 # number of ReadReq MSHR uncacheable
system.l2c.ReadReq_mshr_uncacheable::total 17546 # number of ReadReq MSHR uncacheable
system.l2c.WriteReq_mshr_uncacheable::cpu1.data 2884 # number of WriteReq MSHR uncacheable
system.l2c.WriteReq_mshr_uncacheable::cpu2.data 4346 # number of WriteReq MSHR uncacheable
system.l2c.WriteReq_mshr_uncacheable::cpu3.data 6631 # number of WriteReq MSHR uncacheable
system.l2c.WriteReq_mshr_uncacheable::total 13861 # number of WriteReq MSHR uncacheable
system.l2c.overall_mshr_uncacheable_misses::cpu1.data 6423 # number of overall MSHR uncacheable misses
system.l2c.overall_mshr_uncacheable_misses::cpu2.data 9950 # number of overall MSHR uncacheable misses
system.l2c.overall_mshr_uncacheable_misses::cpu3.data 15034 # number of overall MSHR uncacheable misses
system.l2c.overall_mshr_uncacheable_misses::total 31407 # number of overall MSHR uncacheable misses
system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 122500 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu2.dtb.walker 3191000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu3.dtb.walker 8363500 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::total 11677000 # number of ReadReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 25361500 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data 39106500 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu3.data 49225500 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total 113693500 # number of UpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu3.data 550500 # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::total 550500 # number of SCUpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 1399109500 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 2866276000 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu3.data 5292783000 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total 9558168500 # number of ReadExReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst 222934500 # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::cpu2.inst 590021500 # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::cpu3.inst 800941503 # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::total 1613897503 # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data 315301500 # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu2.data 241631500 # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu3.data 531706501 # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::total 1088639501 # number of ReadSharedReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 122500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.inst 222934500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.data 1714411000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.dtb.walker 3191000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.inst 590021500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.data 3107907500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu3.dtb.walker 8363500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu3.inst 800941503 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu3.data 5824489501 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total 12272382504 # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 122500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.inst 222934500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.data 1714411000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.dtb.walker 3191000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.inst 590021500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.data 3107907500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu3.dtb.walker 8363500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu3.inst 800941503 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu3.data 5824489501 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total 12272382504 # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 584851500 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu2.data 1048585500 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu3.data 1703786000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::total 3337223000 # number of ReadReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 483931000 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu2.data 810126000 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu3.data 1331950000 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::total 2626007000 # number of WriteReq MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.data 1068782500 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu2.data 1858711500 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu3.data 3035736000 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::total 5963230000 # number of overall MSHR uncacheable cycles
system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000580 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu2.dtb.walker 0.001938 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu3.dtb.walker 0.003120 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::total 0.001911 # mshr miss rate for ReadReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.994667 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data 0.981229 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu3.data 0.945170 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::total 0.585844 # mshr miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu3.data 0.320000 # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.296296 # mshr miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.397681 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 0.465419 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu3.data 0.493956 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::total 0.267692 # mshr miss rate for ReadExReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst 0.008901 # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::cpu2.inst 0.009675 # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::cpu3.inst 0.011996 # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::total 0.006663 # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data 0.034461 # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu2.data 0.019060 # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu3.data 0.029283 # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::total 0.016213 # mshr miss rate for ReadSharedReq accesses
system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000580 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.inst 0.008901 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.data 0.137216 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.dtb.walker 0.001938 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.inst 0.009675 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.data 0.169449 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu3.dtb.walker 0.003120 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu3.inst 0.011996 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu3.data 0.206228 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::total 0.035422 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000580 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.inst 0.008901 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.data 0.137216 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.dtb.walker 0.001938 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.inst 0.009675 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.data 0.169449 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu3.dtb.walker 0.003120 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu3.inst 0.011996 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu3.data 0.206228 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::total 0.035422 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 122500 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.dtb.walker 122730.769231 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu3.dtb.walker 126719.696970 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::total 125559.139785 # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 67993.297587 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 68011.304348 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu3.data 67991.022099 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::total 67998.504785 # average UpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data 68812.500000 # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 68812.500000 # average SCUpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 118608.808071 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 117561.871949 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu3.data 122645.881126 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::total 120483.140473 # average ReadExReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 121622.749591 # average ReadCleanReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 122640.095614 # average ReadCleanReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 122580.578972 # average ReadCleanReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 122469.077478 # average ReadCleanReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 121691.045928 # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 122967.684478 # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 127814.062740 # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 124901.273635 # average ReadSharedReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 122500 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 121622.749591 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.data 119163.897963 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.dtb.walker 122730.769231 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 122640.095614 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.data 117965.061110 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu3.dtb.walker 126719.696970 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu3.inst 122580.578972 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu3.data 123100.274775 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::total 121126.170847 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 122500 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 121622.749591 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.data 119163.897963 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.dtb.walker 122730.769231 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 122640.095614 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.data 117965.061110 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu3.dtb.walker 126719.696970 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu3.inst 122580.578972 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu3.data 123100.274775 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::total 121126.170847 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 165258.971461 # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu2.data 187113.758030 # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu3.data 202759.252648 # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 190198.506782 # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 167798.543689 # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu2.data 186407.271054 # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu3.data 200867.139195 # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::total 189452.925474 # average WriteReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 166399.268255 # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu2.data 186805.175879 # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu3.data 201924.704004 # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::total 189869.455854 # average overall mshr uncacheable latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq 40114 # Transaction distribution
system.membus.trans_dist::ReadResp 76256 # Transaction distribution
system.membus.trans_dist::WriteReq 27565 # Transaction distribution
system.membus.trans_dist::WriteResp 27565 # Transaction distribution
system.membus.trans_dist::WritebackDirty 131145 # Transaction distribution
system.membus.trans_dist::CleanEvict 8918 # Transaction distribution
system.membus.trans_dist::UpgradeReq 4561 # Transaction distribution
system.membus.trans_dist::SCUpgradeReq 8 # Transaction distribution
system.membus.trans_dist::UpgradeResp 1773 # Transaction distribution
system.membus.trans_dist::ReadExReq 137930 # Transaction distribution
system.membus.trans_dist::ReadExResp 137930 # Transaction distribution
system.membus.trans_dist::ReadSharedReq 36142 # Transaction distribution
system.membus.trans_dist::InvalidateReq 36194 # Transaction distribution
system.membus.trans_dist::InvalidateResp 21008 # Transaction distribution
system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 105436 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 10 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 2006 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 485390 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::total 592842 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 93962 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total 93962 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 686804 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 159093 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port 20 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio 4012 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 17249660 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::total 17412785 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 2320704 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total 2320704 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 19733489 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 305 # Total snoops (count)
system.membus.snoop_fanout::samples 422579 # Request fanout histogram
system.membus.snoop_fanout::mean 1 # Request fanout histogram
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::1 422579 100.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 1 # Request fanout histogram
system.membus.snoop_fanout::max_value 1 # Request fanout histogram
system.membus.snoop_fanout::total 422579 # Request fanout histogram
system.membus.reqLayer0.occupancy 54357000 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer2.occupancy 681000 # Layer occupancy (ticks)
system.membus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer5.occupancy 480576517 # Layer occupancy (ticks)
system.membus.reqLayer5.utilization 0.0 # Layer utilization (%)
system.membus.respLayer2.occupancy 576477250 # Layer occupancy (ticks)
system.membus.respLayer2.utilization 0.0 # Layer utilization (%)
system.membus.respLayer3.occupancy 796581 # Layer occupancy (ticks)
system.membus.respLayer3.utilization 0.0 # Layer utilization (%)
system.realview.dcc.osc_cpu.clock 16667 # Clock period in ticks
system.realview.dcc.osc_ddr.clock 25000 # Clock period in ticks
system.realview.dcc.osc_hsbm.clock 25000 # Clock period in ticks
system.realview.dcc.osc_pxl.clock 42105 # Clock period in ticks
system.realview.dcc.osc_smb.clock 20000 # Clock period in ticks
system.realview.dcc.osc_sys.clock 16667 # Clock period in ticks
system.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi 0 # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi nan # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi 0 # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle nan # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk nan # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk 0 # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc nan # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk nan # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk 0 # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle nan # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc nan # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn nan # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts 0 # number of posts to CPU
system.realview.ethernet.droppedPackets 0 # number of packets dropped
system.realview.mcc.osc_clcd.clock 42105 # Clock period in ticks
system.realview.mcc.osc_mcc.clock 20000 # Clock period in ticks
system.realview.mcc.osc_peripheral.clock 41667 # Clock period in ticks
system.realview.mcc.osc_system_bus.clock 41667 # Clock period in ticks
system.toL2Bus.snoop_filter.tot_requests 5652845 # Total number of requests made to the snoop filter.
system.toL2Bus.snoop_filter.hit_single_requests 2841067 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.toL2Bus.snoop_filter.hit_multi_requests 44935 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.toL2Bus.snoop_filter.tot_snoops 620 # Total number of snoops made to the snoop filter.
system.toL2Bus.snoop_filter.hit_single_snoops 620 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.toL2Bus.trans_dist::ReadReq 111946 # Transaction distribution
system.toL2Bus.trans_dist::ReadResp 2627538 # Transaction distribution
system.toL2Bus.trans_dist::WriteReq 27565 # Transaction distribution
system.toL2Bus.trans_dist::WriteResp 27565 # Transaction distribution
system.toL2Bus.trans_dist::WritebackDirty 760858 # Transaction distribution
system.toL2Bus.trans_dist::WritebackClean 1977299 # Transaction distribution
system.toL2Bus.trans_dist::CleanEvict 146343 # Transaction distribution
system.toL2Bus.trans_dist::UpgradeReq 2855 # Transaction distribution
system.toL2Bus.trans_dist::SCUpgradeReq 27 # Transaction distribution
system.toL2Bus.trans_dist::UpgradeResp 2881 # Transaction distribution
system.toL2Bus.trans_dist::ReadExReq 296356 # Transaction distribution
system.toL2Bus.trans_dist::ReadExResp 296356 # Transaction distribution
system.toL2Bus.trans_dist::ReadCleanReq 1977848 # Transaction distribution
system.toL2Bus.trans_dist::ReadSharedReq 537746 # Transaction distribution
system.toL2Bus.trans_dist::InvalidateReq 15186 # Transaction distribution
system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 5950911 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 2624548 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side 25489 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 101523 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count::total 8702471 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 253157304 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 97861305 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side 41336 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 179384 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size::total 351239329 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.snoops 193521 # Total snoops (count)
system.toL2Bus.snoop_fanout::samples 4203870 # Request fanout histogram
system.toL2Bus.snoop_fanout::mean 0.021594 # Request fanout histogram
system.toL2Bus.snoop_fanout::stdev 0.145354 # Request fanout histogram
system.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::0 4113091 97.84% 97.84% # Request fanout histogram
system.toL2Bus.snoop_fanout::1 90779 2.16% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram
system.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram
system.toL2Bus.snoop_fanout::total 4203870 # Request fanout histogram
system.toL2Bus.reqLayer0.occupancy 3441050999 # Layer occupancy (ticks)
system.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%)
system.toL2Bus.snoopLayer0.occupancy 260919 # Layer occupancy (ticks)
system.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer0.occupancy 1872616750 # Layer occupancy (ticks)
system.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%)
system.toL2Bus.respLayer1.occupancy 760136706 # Layer occupancy (ticks)
system.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer2.occupancy 11021467 # Layer occupancy (ticks)
system.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer3.occupancy 48272206 # Layer occupancy (ticks)
system.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%)
system.cpu3.kern.inst.arm 0 # number of arm instructions executed
system.cpu3.kern.inst.quiesce 0 # number of quiesce instructions executed
---------- End Simulation Statistics ----------
|