1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
|
---------- Begin Simulation Statistics ----------
sim_seconds 2.823751 # Number of seconds simulated
sim_ticks 2823750824500 # Number of ticks simulated
final_tick 2823750824500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 186823 # Simulator instruction rate (inst/s)
host_op_rate 226618 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 4292269892 # Simulator tick rate (ticks/s)
host_mem_usage 585968 # Number of bytes of host memory used
host_seconds 657.87 # Real time elapsed on the host
sim_insts 122905142 # Number of instructions simulated
sim_ops 149084969 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu0.dtb.walker 320 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.itb.walker 128 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.inst 542180 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data 3155236 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.dtb.walker 64 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst 122688 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data 900352 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.dtb.walker 1792 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst 341632 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data 1990912 # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.dtb.walker 4736 # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.itb.walker 64 # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst 381248 # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data 3510400 # Number of bytes read from this memory
system.physmem.bytes_read::realview.ide 960 # Number of bytes read from this memory
system.physmem.bytes_read::total 10952712 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst 542180 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst 122688 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst 341632 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst 381248 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 1387748 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 8236736 # Number of bytes written to this memory
system.physmem.bytes_written::cpu0.data 17524 # Number of bytes written to this memory
system.physmem.bytes_written::total 8254260 # Number of bytes written to this memory
system.physmem.num_reads::cpu0.dtb.walker 5 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.itb.walker 2 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.inst 16925 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data 49820 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.dtb.walker 1 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst 1917 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data 14068 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.dtb.walker 28 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst 5338 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data 31108 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.dtb.walker 74 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.itb.walker 1 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst 5957 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data 54850 # Number of read requests responded to by this memory
system.physmem.num_reads::realview.ide 15 # Number of read requests responded to by this memory
system.physmem.num_reads::total 180109 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 128699 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data 4381 # Number of write requests responded to by this memory
system.physmem.num_writes::total 133080 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.dtb.walker 113 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.itb.walker 45 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.inst 192007 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data 1117392 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.dtb.walker 23 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst 43449 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data 318850 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.dtb.walker 635 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst 120985 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data 705059 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.dtb.walker 1677 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.itb.walker 23 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst 135015 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data 1243169 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::realview.ide 340 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 3878781 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst 192007 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst 43449 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst 120985 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst 135015 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 491456 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 2916949 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu0.data 6206 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 2923155 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 2916949 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.dtb.walker 113 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.itb.walker 45 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst 192007 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data 1123598 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.dtb.walker 23 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst 43449 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data 318850 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.dtb.walker 635 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst 120985 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data 705059 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.dtb.walker 1677 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.itb.walker 23 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst 135015 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data 1243169 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::realview.ide 340 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 6801936 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 113342 # Number of read requests accepted
system.physmem.writeReqs 68762 # Number of write requests accepted
system.physmem.readBursts 113342 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 68762 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 7247168 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 6720 # Total number of bytes read from write queue
system.physmem.bytesWritten 4399872 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 7253888 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 4400768 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 105 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 7506 # Per bank write bursts
system.physmem.perBankRdBursts::1 6787 # Per bank write bursts
system.physmem.perBankRdBursts::2 7407 # Per bank write bursts
system.physmem.perBankRdBursts::3 7543 # Per bank write bursts
system.physmem.perBankRdBursts::4 7335 # Per bank write bursts
system.physmem.perBankRdBursts::5 7022 # Per bank write bursts
system.physmem.perBankRdBursts::6 7619 # Per bank write bursts
system.physmem.perBankRdBursts::7 7707 # Per bank write bursts
system.physmem.perBankRdBursts::8 6869 # Per bank write bursts
system.physmem.perBankRdBursts::9 7531 # Per bank write bursts
system.physmem.perBankRdBursts::10 6987 # Per bank write bursts
system.physmem.perBankRdBursts::11 6354 # Per bank write bursts
system.physmem.perBankRdBursts::12 6401 # Per bank write bursts
system.physmem.perBankRdBursts::13 7189 # Per bank write bursts
system.physmem.perBankRdBursts::14 6831 # Per bank write bursts
system.physmem.perBankRdBursts::15 6149 # Per bank write bursts
system.physmem.perBankWrBursts::0 4366 # Per bank write bursts
system.physmem.perBankWrBursts::1 3966 # Per bank write bursts
system.physmem.perBankWrBursts::2 4487 # Per bank write bursts
system.physmem.perBankWrBursts::3 4689 # Per bank write bursts
system.physmem.perBankWrBursts::4 4379 # Per bank write bursts
system.physmem.perBankWrBursts::5 4312 # Per bank write bursts
system.physmem.perBankWrBursts::6 4615 # Per bank write bursts
system.physmem.perBankWrBursts::7 4485 # Per bank write bursts
system.physmem.perBankWrBursts::8 4160 # Per bank write bursts
system.physmem.perBankWrBursts::9 4849 # Per bank write bursts
system.physmem.perBankWrBursts::10 4371 # Per bank write bursts
system.physmem.perBankWrBursts::11 3905 # Per bank write bursts
system.physmem.perBankWrBursts::12 3814 # Per bank write bursts
system.physmem.perBankWrBursts::13 4615 # Per bank write bursts
system.physmem.perBankWrBursts::14 4128 # Per bank write bursts
system.physmem.perBankWrBursts::15 3607 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 2 # Number of times write queue was full causing retry
system.physmem.totGap 2822178697500 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 113342 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 68762 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 85611 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 24487 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 2575 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 560 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 4 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 70 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 68 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 65 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 66 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 64 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 63 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 63 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 63 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 62 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 62 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 62 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 62 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 62 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 62 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 61 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 1135 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 1473 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 3008 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 3566 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 3765 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 3730 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 3916 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 4140 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 4230 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 4336 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 4518 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 4815 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 4157 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 4283 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 4363 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 3849 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 3792 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 3696 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 99 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 109 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 77 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 44 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 30 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 40 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 46 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 40 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 43 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 45 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 46 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 46 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 37 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 46 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 26 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 30 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 29 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 30 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 13 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 23 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 12 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 9 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 11 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 19 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 20 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 11 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 11 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 11 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 15 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 10 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 7 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 39262 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 296.647547 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 172.649192 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 326.383393 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 15575 39.67% 39.67% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 9414 23.98% 63.65% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 3760 9.58% 73.22% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 2064 5.26% 78.48% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 1515 3.86% 82.34% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 1018 2.59% 84.93% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 639 1.63% 86.56% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 658 1.68% 88.24% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 4619 11.76% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 39262 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 3618 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 31.293256 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 632.321482 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-2047 3616 99.94% 99.94% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::2048-4095 1 0.03% 99.97% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::36864-38911 1 0.03% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 3618 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 3618 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 19.001658 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 17.828073 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 10.498575 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::0-3 5 0.14% 0.14% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::4-7 2 0.06% 0.19% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::8-11 2 0.06% 0.25% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::12-15 2 0.06% 0.30% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16-19 3234 89.39% 89.69% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::20-23 43 1.19% 90.88% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::24-27 55 1.52% 92.40% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::28-31 37 1.02% 93.42% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::32-35 88 2.43% 95.85% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::36-39 33 0.91% 96.77% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::40-43 11 0.30% 97.07% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::44-47 11 0.30% 97.37% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::48-51 5 0.14% 97.51% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::52-55 7 0.19% 97.71% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::56-59 2 0.06% 97.76% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::60-63 5 0.14% 97.90% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::64-67 54 1.49% 99.39% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::68-71 3 0.08% 99.47% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::76-79 1 0.03% 99.50% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::80-83 4 0.11% 99.61% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::84-87 2 0.06% 99.67% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::96-99 1 0.03% 99.70% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::100-103 1 0.03% 99.72% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::108-111 2 0.06% 99.78% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::124-127 1 0.03% 99.81% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::128-131 3 0.08% 99.89% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::140-143 2 0.06% 99.94% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::160-163 1 0.03% 99.97% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::188-191 1 0.03% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 3618 # Writes before turning the bus around for reads
system.physmem.totQLat 1331922750 # Total ticks spent queuing
system.physmem.totMemAccLat 3455116500 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 566185000 # Total ticks spent in databus transfers
system.physmem.avgQLat 11762.26 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 30512.26 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 2.57 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 1.56 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 2.57 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 1.56 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 0.03 # Data bus utilization in percentage
system.physmem.busUtilRead 0.02 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.01 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 1.04 # Average read queue length when enqueuing
system.physmem.avgWrQLen 19.94 # Average write queue length when enqueuing
system.physmem.readRowHits 93386 # Number of row buffer hits during reads
system.physmem.writeRowHits 49336 # Number of row buffer hits during writes
system.physmem.readRowHitRate 82.47 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 71.75 # Row buffer hit rate for writes
system.physmem.avgGap 15497620.58 # Average gap between requests
system.physmem.pageHitRate 78.42 # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy 157701600 # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy 85878375 # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy 459622800 # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy 228737520 # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy 179710355760 # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy 72061196355 # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy 1617839664000 # Energy for precharge background per rank (pJ)
system.physmem_0.totalEnergy 1870543156410 # Total energy per rank (pJ)
system.physmem_0.averagePower 667.633364 # Core power per rank (mW)
system.physmem_0.memoryStateTime::IDLE 2641056208250 # Time in different power states
system.physmem_0.memoryStateTime::REF 91876460000 # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_0.memoryStateTime::ACT 18550863000 # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states
system.physmem_1.actEnergy 139119120 # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy 75726750 # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy 423618000 # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy 216749520 # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy 179710355760 # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy 71208324450 # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy 1622163329250 # Energy for precharge background per rank (pJ)
system.physmem_1.totalEnergy 1873937222850 # Total energy per rank (pJ)
system.physmem_1.averagePower 667.425184 # Core power per rank (mW)
system.physmem_1.memoryStateTime::IDLE 2642291372250 # Time in different power states
system.physmem_1.memoryStateTime::REF 91876460000 # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_1.memoryStateTime::ACT 17320352000 # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states
system.realview.nvmem.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.realview.nvmem.bytes_read::cpu0.inst 20 # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total 20 # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu0.inst 20 # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total 20 # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu0.inst 5 # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total 5 # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu0.inst 7 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total 7 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu0.inst 7 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total 7 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.inst 7 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total 7 # Total bandwidth to/from this memory (bytes/s)
system.realview.vram.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs 1 # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages 540 # Number of full page size DMA writes.
system.cf0.dma_write_bytes 2318336 # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs 631 # Number of DMA write transactions.
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks 4996 # Table walker walks requested
system.cpu0.dtb.walker.walksShort 4996 # Table walker walks initiated with short descriptors
system.cpu0.dtb.walker.walkWaitTime::samples 4996 # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::0 4996 100.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::total 4996 # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walksPending::samples 56881650376 # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::mean 1.265666 # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::0 -15111501624 -26.57% -26.57% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::1 71993152000 126.57% 100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::total 56881650376 # Table walker pending requests distribution
system.cpu0.dtb.walker.walkPageSizes::4K 2808 68.21% 68.21% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::1M 1309 31.79% 100.00% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::total 4117 # Table walker page sizes translated
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data 4996 # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total 4996 # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data 4117 # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total 4117 # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total 9113 # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits 0 # ITB inst hits
system.cpu0.dtb.inst_misses 0 # ITB inst misses
system.cpu0.dtb.read_hits 12099084 # DTB read hits
system.cpu0.dtb.read_misses 4274 # DTB read misses
system.cpu0.dtb.write_hits 9151888 # DTB write hits
system.cpu0.dtb.write_misses 722 # DTB write misses
system.cpu0.dtb.flush_tlb 171 # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva 363 # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries 2772 # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults 821 # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults 173 # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses 12103358 # DTB read accesses
system.cpu0.dtb.write_accesses 9152610 # DTB write accesses
system.cpu0.dtb.inst_accesses 0 # ITB inst accesses
system.cpu0.dtb.hits 21250972 # DTB hits
system.cpu0.dtb.misses 4996 # DTB misses
system.cpu0.dtb.accesses 21255968 # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks 2442 # Table walker walks requested
system.cpu0.itb.walker.walksShort 2442 # Table walker walks initiated with short descriptors
system.cpu0.itb.walker.walkWaitTime::samples 2442 # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::0 2442 100.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::total 2442 # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walksPending::samples 56881650376 # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::mean 1.265668 # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::0 -15111616124 -26.57% -26.57% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::1 71993266500 126.57% 100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::total 56881650376 # Table walker pending requests distribution
system.cpu0.itb.walker.walkPageSizes::4K 1322 74.86% 74.86% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::1M 444 25.14% 100.00% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::total 1766 # Table walker page sizes translated
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst 2442 # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total 2442 # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst 1766 # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total 1766 # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total 4208 # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits 56923800 # ITB inst hits
system.cpu0.itb.inst_misses 2442 # ITB inst misses
system.cpu0.itb.read_hits 0 # DTB read hits
system.cpu0.itb.read_misses 0 # DTB read misses
system.cpu0.itb.write_hits 0 # DTB write hits
system.cpu0.itb.write_misses 0 # DTB write misses
system.cpu0.itb.flush_tlb 171 # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva 363 # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries 1703 # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses 0 # DTB read accesses
system.cpu0.itb.write_accesses 0 # DTB write accesses
system.cpu0.itb.inst_accesses 56926242 # ITB inst accesses
system.cpu0.itb.hits 56923800 # DTB hits
system.cpu0.itb.misses 2442 # DTB misses
system.cpu0.itb.accesses 56926242 # DTB accesses
system.cpu0.numPwrStateTransitions 2560 # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples 1280 # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean 2127325768.303125 # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev 53245910996.367020 # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::underflows 1265 98.83% 98.83% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10 11 0.86% 99.69% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1e+11-1.5e+11 1 0.08% 99.77% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1.5e+11-2e+11 1 0.08% 99.84% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::5.5e+11-6e+11 1 0.08% 99.92% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::overflows 1 0.08% 100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value 501 # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value 1799911049001 # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total 1280 # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON 100773841072 # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2722976983428 # Cumulative time (in ticks) in various power states
system.cpu0.numCycles 68778258 # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu0.kern.inst.arm 0 # number of arm instructions executed
system.cpu0.kern.inst.quiesce 3086 # number of quiesce instructions executed
system.cpu0.committedInsts 55461787 # Number of instructions committed
system.cpu0.committedOps 67232154 # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses 59006752 # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses 4424 # Number of float alu accesses
system.cpu0.num_func_calls 5784619 # number of times a function call or return occured
system.cpu0.num_conditional_control_insts 7357566 # number of instructions that are conditional controls
system.cpu0.num_int_insts 59006752 # number of integer instructions
system.cpu0.num_fp_insts 4424 # number of float instructions
system.cpu0.num_int_register_reads 108790658 # number of times the integer registers were read
system.cpu0.num_int_register_writes 41133474 # number of times the integer registers were written
system.cpu0.num_fp_register_reads 3383 # number of times the floating registers were read
system.cpu0.num_fp_register_writes 1042 # number of times the floating registers were written
system.cpu0.num_cc_register_reads 204599031 # number of times the CC registers were read
system.cpu0.num_cc_register_writes 24717436 # number of times the CC registers were written
system.cpu0.num_mem_refs 21838245 # number of memory refs
system.cpu0.num_load_insts 12248234 # Number of load instructions
system.cpu0.num_store_insts 9590011 # Number of store instructions
system.cpu0.num_idle_cycles 64958382.766609 # Number of idle cycles
system.cpu0.num_busy_cycles 3819875.233391 # Number of busy cycles
system.cpu0.not_idle_fraction 0.055539 # Percentage of non-idle cycles
system.cpu0.idle_fraction 0.944461 # Percentage of idle cycles
system.cpu0.Branches 13458694 # Number of branches fetched
system.cpu0.op_class::No_OpClass 2178 0.00% 0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu 46427379 67.95% 67.96% # Class of executed instruction
system.cpu0.op_class::IntMult 50783 0.07% 68.03% # Class of executed instruction
system.cpu0.op_class::IntDiv 0 0.00% 68.03% # Class of executed instruction
system.cpu0.op_class::FloatAdd 0 0.00% 68.03% # Class of executed instruction
system.cpu0.op_class::FloatCmp 0 0.00% 68.03% # Class of executed instruction
system.cpu0.op_class::FloatCvt 0 0.00% 68.03% # Class of executed instruction
system.cpu0.op_class::FloatMult 0 0.00% 68.03% # Class of executed instruction
system.cpu0.op_class::FloatDiv 0 0.00% 68.03% # Class of executed instruction
system.cpu0.op_class::FloatSqrt 0 0.00% 68.03% # Class of executed instruction
system.cpu0.op_class::SimdAdd 0 0.00% 68.03% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc 0 0.00% 68.03% # Class of executed instruction
system.cpu0.op_class::SimdAlu 0 0.00% 68.03% # Class of executed instruction
system.cpu0.op_class::SimdCmp 0 0.00% 68.03% # Class of executed instruction
system.cpu0.op_class::SimdCvt 0 0.00% 68.03% # Class of executed instruction
system.cpu0.op_class::SimdMisc 0 0.00% 68.03% # Class of executed instruction
system.cpu0.op_class::SimdMult 0 0.00% 68.03% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc 0 0.00% 68.03% # Class of executed instruction
system.cpu0.op_class::SimdShift 0 0.00% 68.03% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc 0 0.00% 68.03% # Class of executed instruction
system.cpu0.op_class::SimdSqrt 0 0.00% 68.03% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd 0 0.00% 68.03% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu 0 0.00% 68.03% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp 0 0.00% 68.03% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt 0 0.00% 68.03% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv 0 0.00% 68.03% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc 3883 0.01% 68.04% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult 0 0.00% 68.04% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc 0 0.00% 68.04% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt 0 0.00% 68.04% # Class of executed instruction
system.cpu0.op_class::MemRead 12248234 17.93% 85.96% # Class of executed instruction
system.cpu0.op_class::MemWrite 9590011 14.04% 100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu0.op_class::total 68322468 # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements 833257 # number of replacements
system.cpu0.dcache.tags.tagsinuse 511.996712 # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs 45925455 # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs 833769 # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs 55.081749 # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle 23053500 # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data 482.041518 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu1.data 11.532588 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu2.data 4.805161 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu3.data 13.617445 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data 0.941487 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu1.data 0.022525 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu2.data 0.009385 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu3.data 0.026597 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total 0.999994 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0 60 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1 363 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2 89 # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses 193121109 # Number of tag accesses
system.cpu0.dcache.tags.data_accesses 193121109 # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data 11466282 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::cpu1.data 3602501 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::cpu2.data 4049569 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::cpu3.data 6704947 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total 25823299 # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data 8812878 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu1.data 2685246 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu2.data 3139889 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu3.data 4160679 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total 18798692 # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data 178656 # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu1.data 57007 # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu2.data 67385 # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu3.data 85895 # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total 388943 # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 216992 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 74973 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu2.data 70646 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu3.data 88358 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total 450969 # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data 218031 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu1.data 76624 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu2.data 73525 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu3.data 92476 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total 460656 # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data 20279160 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu1.data 6287747 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu2.data 7189458 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu3.data 10865626 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total 44621991 # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data 20457816 # number of overall hits
system.cpu0.dcache.overall_hits::cpu1.data 6344754 # number of overall hits
system.cpu0.dcache.overall_hits::cpu2.data 7256843 # number of overall hits
system.cpu0.dcache.overall_hits::cpu3.data 10951521 # number of overall hits
system.cpu0.dcache.overall_hits::total 45010934 # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data 170890 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu1.data 52219 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu2.data 77937 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu3.data 220468 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total 521514 # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data 112466 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu1.data 34991 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu2.data 102606 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu3.data 1224598 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total 1474661 # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data 53866 # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu1.data 19687 # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu2.data 19003 # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu3.data 42601 # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total 135157 # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 3704 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 2351 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu2.data 3769 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu3.data 8092 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total 17916 # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data 1 # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu3.data 20 # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total 21 # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data 283356 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu1.data 87210 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu2.data 180543 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu3.data 1445066 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total 1996175 # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data 337222 # number of overall misses
system.cpu0.dcache.overall_misses::cpu1.data 106897 # number of overall misses
system.cpu0.dcache.overall_misses::cpu2.data 199546 # number of overall misses
system.cpu0.dcache.overall_misses::cpu3.data 1487667 # number of overall misses
system.cpu0.dcache.overall_misses::total 2131332 # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 840626000 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::cpu2.data 1133704500 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::cpu3.data 3352508500 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5326839000 # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 1278551500 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu2.data 5008629497 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu3.data 60718257320 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 67005438317 # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 28781500 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu2.data 56444000 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu3.data 111171000 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total 196396500 # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu3.data 450500 # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total 450500 # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu1.data 2119177500 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::cpu2.data 6142333997 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::cpu3.data 64070765820 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 72332277317 # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu1.data 2119177500 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::cpu2.data 6142333997 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::cpu3.data 64070765820 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 72332277317 # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data 11637172 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu1.data 3654720 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu2.data 4127506 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu3.data 6925415 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total 26344813 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data 8925344 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu1.data 2720237 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu2.data 3242495 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu3.data 5385277 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total 20273353 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data 232522 # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu1.data 76694 # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu2.data 86388 # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu3.data 128496 # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total 524100 # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 220696 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 77324 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu2.data 74415 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu3.data 96450 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total 468885 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 218032 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 76624 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu2.data 73525 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu3.data 92496 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total 460677 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data 20562516 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu1.data 6374957 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu2.data 7370001 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu3.data 12310692 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total 46618166 # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data 20795038 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu1.data 6451651 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu2.data 7456389 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu3.data 12439188 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total 47142266 # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.014685 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.014288 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu2.data 0.018882 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu3.data 0.031835 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total 0.019796 # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.012601 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.012863 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu2.data 0.031644 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu3.data 0.227397 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total 0.072739 # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data 0.231660 # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu1.data 0.256695 # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu2.data 0.219973 # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu3.data 0.331536 # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total 0.257884 # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.016783 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.030405 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu2.data 0.050648 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu3.data 0.083898 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.038210 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.000005 # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu3.data 0.000216 # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total 0.000046 # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data 0.013780 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu1.data 0.013680 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu2.data 0.024497 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu3.data 0.117383 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total 0.042820 # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data 0.016216 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu1.data 0.016569 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu2.data 0.026762 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu3.data 0.119595 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total 0.045211 # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 16098.086903 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu2.data 14546.422110 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu3.data 15206.326995 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 10214.182170 # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 36539.438713 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu2.data 48814.196996 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu3.data 49582.195398 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45437.858814 # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 12242.237346 # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 14975.855665 # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 13738.383589 # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10962.073007 # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu3.data 22525 # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 21452.380952 # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 24299.707602 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu2.data 34021.446398 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu3.data 44337.605217 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 36235.438935 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 19824.480575 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu2.data 30781.544090 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu3.data 43067.948553 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33937.592696 # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs 336311 # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets 29493 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs 12565 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets 679 # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs 26.765698 # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 43.435935 # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks 691735 # number of writebacks
system.cpu0.dcache.writebacks::total 691735 # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data 104 # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::cpu2.data 3034 # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::cpu3.data 108026 # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total 111164 # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu2.data 47325 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu3.data 1128149 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total 1175474 # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu1.data 1653 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu2.data 2318 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu3.data 5313 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total 9284 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu1.data 104 # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu2.data 50359 # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu3.data 1236175 # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total 1286638 # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu1.data 104 # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu2.data 50359 # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu3.data 1236175 # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total 1286638 # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 52115 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::cpu2.data 74903 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::cpu3.data 112442 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total 239460 # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 34991 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu2.data 55281 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu3.data 96449 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total 186721 # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu1.data 19358 # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu2.data 15598 # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu3.data 29608 # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total 64564 # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 698 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu2.data 1451 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu3.data 2779 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total 4928 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu3.data 20 # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total 20 # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu1.data 87106 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu2.data 130184 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu3.data 208891 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total 426181 # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu1.data 106464 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu2.data 145782 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu3.data 238499 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total 490745 # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu1.data 3449 # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu2.data 7107 # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu3.data 7761 # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total 18317 # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu1.data 2842 # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu2.data 5190 # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu3.data 6229 # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total 14261 # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu1.data 6291 # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu2.data 12297 # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu3.data 13990 # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total 32578 # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 786951500 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu2.data 1017548500 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu3.data 1612818000 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 3417318000 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 1243560500 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu2.data 2630255500 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu3.data 4839784419 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 8713600419 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu1.data 249854500 # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu2.data 223680000 # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu3.data 457627500 # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 931162000 # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 9093000 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data 27428500 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data 39926500 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 76448000 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu3.data 430500 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 430500 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 2030512000 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu2.data 3647804000 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu3.data 6452602419 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 12130918419 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 2280366500 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu2.data 3871484000 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu3.data 6910229919 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 13062080419 # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 605119000 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data 1489074500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data 1668784000 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 3762977500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 605119000 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu2.data 1489074500 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu3.data 1668784000 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total 3762977500 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.014260 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.018147 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu3.data 0.016236 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.009089 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.012863 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.017049 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu3.data 0.017910 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.009210 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu1.data 0.252406 # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu2.data 0.180557 # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu3.data 0.230420 # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total 0.123190 # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.009027 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data 0.019499 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data 0.028813 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.010510 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu3.data 0.000216 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.000043 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.013664 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu2.data 0.017664 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu3.data 0.016968 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total 0.009142 # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.016502 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu2.data 0.019551 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu3.data 0.019173 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total 0.010410 # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 15100.287825 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 13584.883115 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 14343.554899 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14270.934603 # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 35539.438713 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 47579.738066 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 50179.726270 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46666.418983 # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 12907.041017 # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data 14340.300038 # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data 15456.211159 # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 14422.309646 # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 13027.220630 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 18903.170227 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 14367.218424 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15512.987013 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 21525 # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 21525 # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 23310.816706 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu2.data 28020.371167 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu3.data 30889.805779 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 28464.240356 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 21419.132289 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu2.data 26556.666804 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu3.data 28973.831836 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26616.838519 # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 175447.665990 # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data 209522.231603 # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data 215021.775544 # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 205436.343288 # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 96188.046416 # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data 121092.502236 # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data 119284.060043 # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 115506.706980 # average overall mshr uncacheable latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements 1969655 # number of replacements
system.cpu0.icache.tags.tagsinuse 511.471697 # Cycle average of tags in use
system.cpu0.icache.tags.total_refs 93089501 # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs 1970167 # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs 47.249548 # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle 12499304500 # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst 436.731895 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu1.inst 12.926501 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu2.inst 25.039106 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu3.inst 36.774196 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst 0.852992 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu1.inst 0.025247 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu2.inst 0.048905 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu3.inst 0.071825 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total 0.998968 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0 51 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1 196 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2 260 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3 5 # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses 97072276 # Number of tag accesses
system.cpu0.icache.tags.data_accesses 97072276 # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst 56181878 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu1.inst 17631013 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu2.inst 9969832 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu3.inst 9306778 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total 93089501 # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst 56181878 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu1.inst 17631013 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu2.inst 9969832 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu3.inst 9306778 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total 93089501 # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst 56181878 # number of overall hits
system.cpu0.icache.overall_hits::cpu1.inst 17631013 # number of overall hits
system.cpu0.icache.overall_hits::cpu2.inst 9969832 # number of overall hits
system.cpu0.icache.overall_hits::cpu3.inst 9306778 # number of overall hits
system.cpu0.icache.overall_hits::total 93089501 # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst 743688 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu1.inst 212939 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu2.inst 469858 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu3.inst 586089 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total 2012574 # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst 743688 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu1.inst 212939 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu2.inst 469858 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu3.inst 586089 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total 2012574 # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst 743688 # number of overall misses
system.cpu0.icache.overall_misses::cpu1.inst 212939 # number of overall misses
system.cpu0.icache.overall_misses::cpu2.inst 469858 # number of overall misses
system.cpu0.icache.overall_misses::cpu3.inst 586089 # number of overall misses
system.cpu0.icache.overall_misses::total 2012574 # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 2915341500 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::cpu2.inst 6506958500 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::cpu3.inst 7959529989 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 17381829989 # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu1.inst 2915341500 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::cpu2.inst 6506958500 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::cpu3.inst 7959529989 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 17381829989 # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu1.inst 2915341500 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::cpu2.inst 6506958500 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::cpu3.inst 7959529989 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 17381829989 # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst 56925566 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu1.inst 17843952 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu2.inst 10439690 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu3.inst 9892867 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total 95102075 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst 56925566 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu1.inst 17843952 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu2.inst 10439690 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu3.inst 9892867 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total 95102075 # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst 56925566 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu1.inst 17843952 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu2.inst 10439690 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu3.inst 9892867 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total 95102075 # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.013064 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.011933 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu2.inst 0.045007 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu3.inst 0.059244 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total 0.021162 # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst 0.013064 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu1.inst 0.011933 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu2.inst 0.045007 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu3.inst 0.059244 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total 0.021162 # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst 0.013064 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu1.inst 0.011933 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu2.inst 0.045007 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu3.inst 0.059244 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total 0.021162 # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13690.970184 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::cpu2.inst 13848.776652 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::cpu3.inst 13580.753075 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 8636.616586 # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13690.970184 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu2.inst 13848.776652 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu3.inst 13580.753075 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 8636.616586 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13690.970184 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu2.inst 13848.776652 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu3.inst 13580.753075 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 8636.616586 # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs 4059 # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs 214 # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 18.967290 # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks 1969655 # number of writebacks
system.cpu0.icache.writebacks::total 1969655 # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu3.inst 42373 # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total 42373 # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu3.inst 42373 # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total 42373 # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu3.inst 42373 # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total 42373 # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 212939 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::cpu2.inst 469858 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::cpu3.inst 543716 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total 1226513 # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu1.inst 212939 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu2.inst 469858 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu3.inst 543716 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total 1226513 # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu1.inst 212939 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu2.inst 469858 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu3.inst 543716 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total 1226513 # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 2702402500 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu2.inst 6037100500 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu3.inst 7028496990 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 15767999990 # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 2702402500 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu2.inst 6037100500 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu3.inst 7028496990 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 15767999990 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 2702402500 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu2.inst 6037100500 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu3.inst 7028496990 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 15767999990 # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.011933 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.045007 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu3.inst 0.054960 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.012897 # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.011933 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu2.inst 0.045007 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu3.inst 0.054960 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total 0.012897 # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.011933 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu2.inst 0.045007 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu3.inst 0.054960 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total 0.012897 # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12690.970184 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 12848.776652 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 12926.779771 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12855.958306 # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 12690.970184 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu2.inst 12848.776652 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu3.inst 12926.779771 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12855.958306 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 12690.970184 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu2.inst 12848.776652 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu3.inst 12926.779771 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12855.958306 # average overall mshr miss latency
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks 2014 # Table walker walks requested
system.cpu1.dtb.walker.walksShort 2014 # Table walker walks initiated with short descriptors
system.cpu1.dtb.walker.walksShortTerminationLevel::Level1 554 # Level at which table walker walks with short descriptors terminate
system.cpu1.dtb.walker.walksShortTerminationLevel::Level2 1460 # Level at which table walker walks with short descriptors terminate
system.cpu1.dtb.walker.walkWaitTime::samples 2014 # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::0 2014 100.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::total 2014 # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkCompletionTime::samples 1648 # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::mean 12287.621359 # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::gmean 10419.476914 # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::stdev 6887.691629 # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::2048-4095 15 0.91% 0.91% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::4096-6143 458 27.79% 28.70% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::6144-8191 116 7.04% 35.74% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::10240-12287 507 30.76% 66.50% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::12288-14335 107 6.49% 73.00% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::14336-16383 75 4.55% 77.55% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::16384-18431 12 0.73% 78.28% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::22528-24575 336 20.39% 98.67% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::24576-26623 22 1.33% 100.00% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::total 1648 # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walksPending::samples 1000016000 # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::0 1000016000 100.00% 100.00% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::total 1000016000 # Table walker pending requests distribution
system.cpu1.dtb.walker.walkPageSizes::4K 1102 66.87% 66.87% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::1M 546 33.13% 100.00% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::total 1648 # Table walker page sizes translated
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data 2014 # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total 2014 # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data 1648 # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total 1648 # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total 3662 # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits 0 # ITB inst hits
system.cpu1.dtb.inst_misses 0 # ITB inst misses
system.cpu1.dtb.read_hits 3812187 # DTB read hits
system.cpu1.dtb.read_misses 1742 # DTB read misses
system.cpu1.dtb.write_hits 2799792 # DTB write hits
system.cpu1.dtb.write_misses 272 # DTB write misses
system.cpu1.dtb.flush_tlb 153 # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva 180 # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries 1235 # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults 241 # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults 89 # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses 3813929 # DTB read accesses
system.cpu1.dtb.write_accesses 2800064 # DTB write accesses
system.cpu1.dtb.inst_accesses 0 # ITB inst accesses
system.cpu1.dtb.hits 6611979 # DTB hits
system.cpu1.dtb.misses 2014 # DTB misses
system.cpu1.dtb.accesses 6613993 # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks 1033 # Table walker walks requested
system.cpu1.itb.walker.walksShort 1033 # Table walker walks initiated with short descriptors
system.cpu1.itb.walker.walksShortTerminationLevel::Level1 201 # Level at which table walker walks with short descriptors terminate
system.cpu1.itb.walker.walksShortTerminationLevel::Level2 832 # Level at which table walker walks with short descriptors terminate
system.cpu1.itb.walker.walkWaitTime::samples 1033 # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::0 1033 100.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::total 1033 # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkCompletionTime::samples 763 # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::mean 12903.669725 # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::gmean 10877.320310 # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::stdev 7130.133618 # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::4096-6143 252 33.03% 33.03% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::10240-12287 198 25.95% 58.98% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::12288-14335 53 6.95% 65.92% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::14336-16383 68 8.91% 74.84% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::16384-18431 1 0.13% 74.97% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::22528-24575 185 24.25% 99.21% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::24576-26623 6 0.79% 100.00% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::total 763 # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walksPending::samples 1000000500 # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::0 1000000500 100.00% 100.00% # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::total 1000000500 # Table walker pending requests distribution
system.cpu1.itb.walker.walkPageSizes::4K 562 73.66% 73.66% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::1M 201 26.34% 100.00% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::total 763 # Table walker page sizes translated
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst 1033 # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total 1033 # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst 763 # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total 763 # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total 1796 # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits 17843952 # ITB inst hits
system.cpu1.itb.inst_misses 1033 # ITB inst misses
system.cpu1.itb.read_hits 0 # DTB read hits
system.cpu1.itb.read_misses 0 # DTB read misses
system.cpu1.itb.write_hits 0 # DTB write hits
system.cpu1.itb.write_misses 0 # DTB write misses
system.cpu1.itb.flush_tlb 153 # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva 180 # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries 730 # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses 0 # DTB read accesses
system.cpu1.itb.write_accesses 0 # DTB write accesses
system.cpu1.itb.inst_accesses 17844985 # ITB inst accesses
system.cpu1.itb.hits 17843952 # DTB hits
system.cpu1.itb.misses 1033 # DTB misses
system.cpu1.itb.accesses 17844985 # DTB accesses
system.cpu1.numPwrStateTransitions 704 # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples 352 # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean 882103975.423295 # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev 11685879500.755745 # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::underflows 347 98.58% 98.58% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10 3 0.85% 99.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11 2 0.57% 100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value 501 # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 156798535501 # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total 352 # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON 2513250225151 # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 310500599349 # Cumulative time (in ticks) in various power states
system.cpu1.numCycles 143831015 # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu1.kern.inst.arm 0 # number of arm instructions executed
system.cpu1.kern.inst.quiesce 0 # number of quiesce instructions executed
system.cpu1.committedInsts 17251961 # Number of instructions committed
system.cpu1.committedOps 20817165 # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses 18580086 # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses 1666 # Number of float alu accesses
system.cpu1.num_func_calls 1994134 # number of times a function call or return occured
system.cpu1.num_conditional_control_insts 2173480 # number of instructions that are conditional controls
system.cpu1.num_int_insts 18580086 # number of integer instructions
system.cpu1.num_fp_insts 1666 # number of float instructions
system.cpu1.num_int_register_reads 34429785 # number of times the integer registers were read
system.cpu1.num_int_register_writes 13026660 # number of times the integer registers were written
system.cpu1.num_fp_register_reads 1213 # number of times the floating registers were read
system.cpu1.num_fp_register_writes 454 # number of times the floating registers were written
system.cpu1.num_cc_register_reads 75796626 # number of times the CC registers were read
system.cpu1.num_cc_register_writes 7400275 # number of times the CC registers were written
system.cpu1.num_mem_refs 6814833 # number of memory refs
system.cpu1.num_load_insts 3855659 # Number of load instructions
system.cpu1.num_store_insts 2959174 # Number of store instructions
system.cpu1.num_idle_cycles 136834040.067403 # Number of idle cycles
system.cpu1.num_busy_cycles 6996974.932597 # Number of busy cycles
system.cpu1.not_idle_fraction 0.048647 # Percentage of non-idle cycles
system.cpu1.idle_fraction 0.951353 # Percentage of idle cycles
system.cpu1.Branches 4280023 # Number of branches fetched
system.cpu1.op_class::No_OpClass 48 0.00% 0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu 14598901 68.12% 68.12% # Class of executed instruction
system.cpu1.op_class::IntMult 16055 0.07% 68.20% # Class of executed instruction
system.cpu1.op_class::IntDiv 0 0.00% 68.20% # Class of executed instruction
system.cpu1.op_class::FloatAdd 0 0.00% 68.20% # Class of executed instruction
system.cpu1.op_class::FloatCmp 0 0.00% 68.20% # Class of executed instruction
system.cpu1.op_class::FloatCvt 0 0.00% 68.20% # Class of executed instruction
system.cpu1.op_class::FloatMult 0 0.00% 68.20% # Class of executed instruction
system.cpu1.op_class::FloatDiv 0 0.00% 68.20% # Class of executed instruction
system.cpu1.op_class::FloatSqrt 0 0.00% 68.20% # Class of executed instruction
system.cpu1.op_class::SimdAdd 0 0.00% 68.20% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc 0 0.00% 68.20% # Class of executed instruction
system.cpu1.op_class::SimdAlu 0 0.00% 68.20% # Class of executed instruction
system.cpu1.op_class::SimdCmp 0 0.00% 68.20% # Class of executed instruction
system.cpu1.op_class::SimdCvt 0 0.00% 68.20% # Class of executed instruction
system.cpu1.op_class::SimdMisc 0 0.00% 68.20% # Class of executed instruction
system.cpu1.op_class::SimdMult 0 0.00% 68.20% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc 0 0.00% 68.20% # Class of executed instruction
system.cpu1.op_class::SimdShift 0 0.00% 68.20% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc 0 0.00% 68.20% # Class of executed instruction
system.cpu1.op_class::SimdSqrt 0 0.00% 68.20% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd 0 0.00% 68.20% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu 0 0.00% 68.20% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp 0 0.00% 68.20% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt 0 0.00% 68.20% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv 0 0.00% 68.20% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc 990 0.00% 68.20% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult 0 0.00% 68.20% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc 0 0.00% 68.20% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt 0 0.00% 68.20% # Class of executed instruction
system.cpu1.op_class::MemRead 3855659 17.99% 86.19% # Class of executed instruction
system.cpu1.op_class::MemWrite 2959174 13.81% 100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu1.op_class::total 21430827 # Class of executed instruction
system.cpu2.branchPred.lookups 5563915 # Number of BP lookups
system.cpu2.branchPred.condPredicted 2829451 # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect 493242 # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups 3244476 # Number of BTB lookups
system.cpu2.branchPred.BTBHits 1661186 # Number of BTB hits
system.cpu2.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct 51.200440 # BTB Hit Percentage
system.cpu2.branchPred.usedRAS 1571960 # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect 328162 # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups 674670 # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits 641704 # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses 32966 # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted 22004 # Number of mispredicted indirect branches.
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks 11911 # Table walker walks requested
system.cpu2.dtb.walker.walksShort 11911 # Table walker walks initiated with short descriptors
system.cpu2.dtb.walker.walksShortTerminationLevel::Level1 7385 # Level at which table walker walks with short descriptors terminate
system.cpu2.dtb.walker.walksShortTerminationLevel::Level2 4526 # Level at which table walker walks with short descriptors terminate
system.cpu2.dtb.walker.walkWaitTime::samples 11911 # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0 11911 100.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total 11911 # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkCompletionTime::samples 2027 # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean 12784.410459 # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean 11026.371953 # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev 6894.594481 # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::0-8191 547 26.99% 26.99% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::8192-16383 1059 52.24% 79.23% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::16384-24575 401 19.78% 99.01% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::24576-32767 18 0.89% 99.90% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::81920-90111 2 0.10% 100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total 2027 # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walksPending::samples 2000042500 # Table walker pending requests distribution
system.cpu2.dtb.walker.walksPending::0 2000042500 100.00% 100.00% # Table walker pending requests distribution
system.cpu2.dtb.walker.walksPending::total 2000042500 # Table walker pending requests distribution
system.cpu2.dtb.walker.walkPageSizes::4K 1245 61.42% 61.42% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::1M 782 38.58% 100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total 2027 # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data 11911 # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total 11911 # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data 2027 # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total 2027 # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total 13938 # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits 0 # ITB inst hits
system.cpu2.dtb.inst_misses 0 # ITB inst misses
system.cpu2.dtb.read_hits 4327855 # DTB read hits
system.cpu2.dtb.read_misses 10705 # DTB read misses
system.cpu2.dtb.write_hits 3342614 # DTB write hits
system.cpu2.dtb.write_misses 1206 # DTB write misses
system.cpu2.dtb.flush_tlb 153 # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva 143 # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries 1399 # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults 245 # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults 301 # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults 123 # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses 4338560 # DTB read accesses
system.cpu2.dtb.write_accesses 3343820 # DTB write accesses
system.cpu2.dtb.inst_accesses 0 # ITB inst accesses
system.cpu2.dtb.hits 7670469 # DTB hits
system.cpu2.dtb.misses 11911 # DTB misses
system.cpu2.dtb.accesses 7682380 # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks 1348 # Table walker walks requested
system.cpu2.itb.walker.walksShort 1348 # Table walker walks initiated with short descriptors
system.cpu2.itb.walker.walksShortTerminationLevel::Level1 252 # Level at which table walker walks with short descriptors terminate
system.cpu2.itb.walker.walksShortTerminationLevel::Level2 1096 # Level at which table walker walks with short descriptors terminate
system.cpu2.itb.walker.walkWaitTime::samples 1348 # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0 1348 100.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total 1348 # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkCompletionTime::samples 848 # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean 13074.292453 # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean 11434.302344 # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev 6448.856060 # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::4096-6143 240 28.30% 28.30% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::6144-8191 2 0.24% 28.54% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::10240-12287 241 28.42% 56.96% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::12288-14335 61 7.19% 64.15% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::14336-16383 126 14.86% 79.01% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::22528-24575 176 20.75% 99.76% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::24576-26623 2 0.24% 100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total 848 # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walksPending::samples 2000028000 # Table walker pending requests distribution
system.cpu2.itb.walker.walksPending::0 2000028000 100.00% 100.00% # Table walker pending requests distribution
system.cpu2.itb.walker.walksPending::total 2000028000 # Table walker pending requests distribution
system.cpu2.itb.walker.walkPageSizes::4K 600 70.75% 70.75% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::1M 248 29.25% 100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total 848 # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst 1348 # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total 1348 # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst 848 # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total 848 # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total 2196 # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits 10441487 # ITB inst hits
system.cpu2.itb.inst_misses 1348 # ITB inst misses
system.cpu2.itb.read_hits 0 # DTB read hits
system.cpu2.itb.read_misses 0 # DTB read misses
system.cpu2.itb.write_hits 0 # DTB write hits
system.cpu2.itb.write_misses 0 # DTB write misses
system.cpu2.itb.flush_tlb 153 # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva 143 # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries 821 # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults 1710 # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses 0 # DTB read accesses
system.cpu2.itb.write_accesses 0 # DTB write accesses
system.cpu2.itb.inst_accesses 10442835 # ITB inst accesses
system.cpu2.itb.hits 10441487 # DTB hits
system.cpu2.itb.misses 1348 # DTB misses
system.cpu2.itb.accesses 10442835 # DTB accesses
system.cpu2.numPwrStateTransitions 1074 # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples 537 # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean 5095328839.376163 # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev 41281959005.190056 # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::underflows 492 91.62% 91.62% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10 38 7.08% 98.70% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11 1 0.19% 98.88% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11 1 0.19% 99.07% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11 1 0.19% 99.26% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11 1 0.19% 99.44% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4.5e+11-5e+11 2 0.37% 99.81% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+11-5.5e+11 1 0.19% 100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value 501 # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 500052269001 # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total 537 # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON 87559237755 # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2736191586745 # Cumulative time (in ticks) in various power states
system.cpu2.numCycles 141974504 # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu2.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu2.committedInsts 19185413 # Number of instructions committed
system.cpu2.committedOps 23254826 # Number of ops (including micro ops) committed
system.cpu2.discardedOps 1388377 # Number of ops (including micro ops) which were discarded before commit
system.cpu2.numFetchSuspends 540 # Number of times Execute suspended instruction fetching
system.cpu2.quiesceCycles 36744 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.cpi 7.400128 # CPI: cycles per instruction
system.cpu2.ipc 0.135133 # IPC: instructions per cycle
system.cpu2.op_class_0::No_OpClass 50 0.00% 0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu 15529839 66.78% 66.78% # Class of committed instruction
system.cpu2.op_class_0::IntMult 18571 0.08% 66.86% # Class of committed instruction
system.cpu2.op_class_0::IntDiv 0 0.00% 66.86% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd 0 0.00% 66.86% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp 0 0.00% 66.86% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt 0 0.00% 66.86% # Class of committed instruction
system.cpu2.op_class_0::FloatMult 0 0.00% 66.86% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv 0 0.00% 66.86% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt 0 0.00% 66.86% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd 0 0.00% 66.86% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc 0 0.00% 66.86% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu 0 0.00% 66.86% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp 0 0.00% 66.86% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt 0 0.00% 66.86% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc 0 0.00% 66.86% # Class of committed instruction
system.cpu2.op_class_0::SimdMult 0 0.00% 66.86% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc 0 0.00% 66.86% # Class of committed instruction
system.cpu2.op_class_0::SimdShift 0 0.00% 66.86% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc 0 0.00% 66.86% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt 0 0.00% 66.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd 0 0.00% 66.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu 0 0.00% 66.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp 0 0.00% 66.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt 0 0.00% 66.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv 0 0.00% 66.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc 1326 0.01% 66.87% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult 0 0.00% 66.87% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc 0 0.00% 66.87% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt 0 0.00% 66.87% # Class of committed instruction
system.cpu2.op_class_0::MemRead 4244552 18.25% 85.12% # Class of committed instruction
system.cpu2.op_class_0::MemWrite 3460488 14.88% 100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu2.op_class_0::total 23254826 # Class of committed instruction
system.cpu2.kern.inst.arm 0 # number of arm instructions executed
system.cpu2.kern.inst.quiesce 0 # number of quiesce instructions executed
system.cpu2.tickCycles 38692637 # Number of cycles that the object actually ticked
system.cpu2.idleCycles 103281867 # Total number of cycles that the object has spent stopped
system.cpu3.branchPred.lookups 13574263 # Number of BP lookups
system.cpu3.branchPred.condPredicted 7472946 # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect 296816 # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups 8409244 # Number of BTB lookups
system.cpu3.branchPred.BTBHits 4443267 # Number of BTB hits
system.cpu3.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct 52.837889 # BTB Hit Percentage
system.cpu3.branchPred.usedRAS 3091382 # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect 16244 # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups 2018293 # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits 1956673 # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses 61620 # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted 18086 # Number of mispredicted indirect branches.
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks 34289 # Table walker walks requested
system.cpu3.dtb.walker.walksShort 34289 # Table walker walks initiated with short descriptors
system.cpu3.dtb.walker.walksShortTerminationLevel::Level1 10988 # Level at which table walker walks with short descriptors terminate
system.cpu3.dtb.walker.walksShortTerminationLevel::Level2 8074 # Level at which table walker walks with short descriptors terminate
system.cpu3.dtb.walker.walksSquashedBefore 15227 # Table walks squashed before starting
system.cpu3.dtb.walker.walkWaitTime::samples 19062 # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::mean 480.983108 # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::stdev 2977.429006 # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::0-8191 18630 97.73% 97.73% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::8192-16383 285 1.50% 99.23% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::16384-24575 92 0.48% 99.71% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::24576-32767 31 0.16% 99.87% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::32768-40959 6 0.03% 99.91% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::40960-49151 14 0.07% 99.98% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::49152-57343 2 0.01% 99.99% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::57344-65535 1 0.01% 99.99% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::65536-73727 1 0.01% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::total 19062 # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkCompletionTime::samples 6433 # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::mean 11737.913882 # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::gmean 9614.193609 # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::stdev 7621.962559 # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::0-8191 2432 37.81% 37.81% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::8192-16383 2842 44.18% 81.98% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::16384-24575 955 14.85% 96.83% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::24576-32767 108 1.68% 98.51% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::32768-40959 45 0.70% 99.21% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::40960-49151 39 0.61% 99.81% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::49152-57343 6 0.09% 99.91% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::57344-65535 1 0.02% 99.92% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::65536-73727 2 0.03% 99.95% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::81920-90111 3 0.05% 100.00% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::total 6433 # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walksPending::samples -8544248564 # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::mean 0.589102 # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::stdev 0.347038 # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::0-1 -8589968064 100.54% 100.54% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::2-3 32103000 -0.38% 100.16% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::4-5 6761500 -0.08% 100.08% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::6-7 2522000 -0.03% 100.05% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::8-9 1641500 -0.02% 100.03% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::10-11 647000 -0.01% 100.02% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::12-13 437000 -0.01% 100.02% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::14-15 926500 -0.01% 100.01% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::16-17 267500 -0.00% 100.00% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::18-19 118000 -0.00% 100.00% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::20-21 41000 -0.00% 100.00% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::22-23 32500 -0.00% 100.00% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::24-25 26000 -0.00% 100.00% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::26-27 29500 -0.00% 100.00% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::28-29 9000 -0.00% 100.00% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::30-31 157500 -0.00% 100.00% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::total -8544248564 # Table walker pending requests distribution
system.cpu3.dtb.walker.walkPageSizes::4K 1826 71.78% 71.78% # Table walker page sizes translated
system.cpu3.dtb.walker.walkPageSizes::1M 718 28.22% 100.00% # Table walker page sizes translated
system.cpu3.dtb.walker.walkPageSizes::total 2544 # Table walker page sizes translated
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data 34289 # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total 34289 # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data 2544 # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total 2544 # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total 36833 # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits 0 # ITB inst hits
system.cpu3.dtb.inst_misses 0 # ITB inst misses
system.cpu3.dtb.read_hits 7476077 # DTB read hits
system.cpu3.dtb.read_misses 28705 # DTB read misses
system.cpu3.dtb.write_hits 5707301 # DTB write hits
system.cpu3.dtb.write_misses 5584 # DTB write misses
system.cpu3.dtb.flush_tlb 157 # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva 231 # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries 1654 # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults 379 # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults 711 # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults 337 # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses 7504782 # DTB read accesses
system.cpu3.dtb.write_accesses 5712885 # DTB write accesses
system.cpu3.dtb.inst_accesses 0 # ITB inst accesses
system.cpu3.dtb.hits 13183378 # DTB hits
system.cpu3.dtb.misses 34289 # DTB misses
system.cpu3.dtb.accesses 13217667 # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks 4253 # Table walker walks requested
system.cpu3.itb.walker.walksShort 4253 # Table walker walks initiated with short descriptors
system.cpu3.itb.walker.walksShortTerminationLevel::Level1 1354 # Level at which table walker walks with short descriptors terminate
system.cpu3.itb.walker.walksShortTerminationLevel::Level2 2463 # Level at which table walker walks with short descriptors terminate
system.cpu3.itb.walker.walksSquashedBefore 436 # Table walks squashed before starting
system.cpu3.itb.walker.walkWaitTime::samples 3817 # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::mean 1262.509824 # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::stdev 4945.350323 # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::0-8191 3591 94.08% 94.08% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::8192-16383 162 4.24% 98.32% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::16384-24575 27 0.71% 99.03% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::24576-32767 17 0.45% 99.48% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::32768-40959 8 0.21% 99.69% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::40960-49151 6 0.16% 99.84% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::49152-57343 1 0.03% 99.87% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::57344-65535 4 0.10% 99.97% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::73728-81919 1 0.03% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::total 3817 # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkCompletionTime::samples 1618 # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::mean 11355.377009 # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::gmean 9318.464391 # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::stdev 7299.331906 # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::0-8191 704 43.51% 43.51% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::8192-16383 629 38.88% 82.39% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::16384-24575 254 15.70% 98.08% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::24576-32767 19 1.17% 99.26% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::32768-40959 8 0.49% 99.75% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::40960-49151 2 0.12% 99.88% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::49152-57343 1 0.06% 99.94% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::81920-90111 1 0.06% 100.00% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::total 1618 # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walksPending::samples -4448372768 # Table walker pending requests distribution
system.cpu3.itb.walker.walksPending::mean 0.737414 # Table walker pending requests distribution
system.cpu3.itb.walker.walksPending::stdev 0.439006 # Table walker pending requests distribution
system.cpu3.itb.walker.walksPending::0 -1166371868 26.22% 26.22% # Table walker pending requests distribution
system.cpu3.itb.walker.walksPending::1 -3283428900 73.81% 100.03% # Table walker pending requests distribution
system.cpu3.itb.walker.walksPending::2 1175000 -0.03% 100.01% # Table walker pending requests distribution
system.cpu3.itb.walker.walksPending::3 224000 -0.01% 100.00% # Table walker pending requests distribution
system.cpu3.itb.walker.walksPending::4 29000 -0.00% 100.00% # Table walker pending requests distribution
system.cpu3.itb.walker.walksPending::total -4448372768 # Table walker pending requests distribution
system.cpu3.itb.walker.walkPageSizes::4K 844 71.40% 71.40% # Table walker page sizes translated
system.cpu3.itb.walker.walkPageSizes::1M 338 28.60% 100.00% # Table walker page sizes translated
system.cpu3.itb.walker.walkPageSizes::total 1182 # Table walker page sizes translated
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst 4253 # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total 4253 # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst 1182 # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total 1182 # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total 5435 # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits 9894210 # ITB inst hits
system.cpu3.itb.inst_misses 4253 # ITB inst misses
system.cpu3.itb.read_hits 0 # DTB read hits
system.cpu3.itb.read_misses 0 # DTB read misses
system.cpu3.itb.write_hits 0 # DTB write hits
system.cpu3.itb.write_misses 0 # DTB write misses
system.cpu3.itb.flush_tlb 157 # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva 231 # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries 1133 # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults 703 # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses 0 # DTB read accesses
system.cpu3.itb.write_accesses 0 # DTB write accesses
system.cpu3.itb.inst_accesses 9898463 # ITB inst accesses
system.cpu3.itb.hits 9894210 # DTB hits
system.cpu3.itb.misses 4253 # DTB misses
system.cpu3.itb.accesses 9898463 # DTB accesses
system.cpu3.numPwrStateTransitions 1744 # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples 872 # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean 24195228.891055 # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev 644254106.585039 # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::underflows 857 98.28% 98.28% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10 15 1.72% 100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value 501 # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 18906661340 # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total 872 # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON 2802652584907 # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 21098239593 # Cumulative time (in ticks) in various power states
system.cpu3.numCycles 55802582 # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu3.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles 20935031 # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts 53976458 # Number of instructions fetch has processed
system.cpu3.fetch.Branches 13574263 # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches 9491322 # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles 32368112 # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles 1569845 # Number of cycles fetch has spent squashing
system.cpu3.fetch.TlbCycles 63704 # Number of cycles fetch has spent waiting for tlb
system.cpu3.fetch.MiscStallCycles 1342 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingDrainCycles 208 # Number of cycles fetch has spent waiting on pipes to drain
system.cpu3.fetch.PendingTrapStallCycles 113598 # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles 71390 # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles 235 # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines 9892868 # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes 204224 # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.ItlbSquashes 2239 # Number of outstanding ITLB misses that were squashed
system.cpu3.fetch.rateDist::samples 54338522 # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean 1.198008 # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev 2.332788 # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0 39853023 73.34% 73.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1 1853402 3.41% 76.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2 1194631 2.20% 78.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3 3690685 6.79% 85.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4 942938 1.74% 87.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5 608116 1.12% 88.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6 2975810 5.48% 94.07% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7 643271 1.18% 95.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8 2576646 4.74% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total 54338522 # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate 0.243255 # Number of branch fetches per cycle
system.cpu3.fetch.rate 0.967275 # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles 14662616 # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles 29996417 # Number of cycles decode is blocked
system.cpu3.decode.RunCycles 7962115 # Number of cycles decode is running
system.cpu3.decode.UnblockCycles 1015455 # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles 701676 # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved 1056216 # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred 84320 # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts 46882791 # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts 277439 # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles 701676 # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles 15188976 # Number of cycles rename is idle
system.cpu3.rename.BlockCycles 3032843 # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles 21357872 # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles 8442903 # Number of cycles rename is running
system.cpu3.rename.UnblockCycles 5613994 # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts 45010257 # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents 711 # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents 1193798 # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents 109598 # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents 3924436 # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands 46943427 # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups 206658226 # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups 50584429 # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups 3918 # Number of floating rename lookups
system.cpu3.rename.CommittedMaps 39299455 # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps 7643972 # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts 719812 # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts 667882 # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts 5739952 # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads 7978184 # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores 6284983 # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads 1159177 # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores 1675680 # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded 43355264 # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded 518308 # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued 41274077 # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued 55092 # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined 6092748 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined 14109869 # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved 54644 # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples 54338522 # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean 0.759573 # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev 1.457624 # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0 38089201 70.10% 70.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1 5343903 9.83% 79.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2 4107112 7.56% 87.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3 3342238 6.15% 93.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4 1372760 2.53% 96.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5 822455 1.51% 97.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6 871489 1.60% 99.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7 257925 0.47% 99.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8 131439 0.24% 100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total 54338522 # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu 64295 10.27% 10.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult 1 0.00% 10.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv 0 0.00% 10.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd 0 0.00% 10.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp 0 0.00% 10.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt 0 0.00% 10.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult 0 0.00% 10.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv 0 0.00% 10.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt 0 0.00% 10.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd 0 0.00% 10.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc 0 0.00% 10.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu 0 0.00% 10.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp 0 0.00% 10.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt 0 0.00% 10.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc 0 0.00% 10.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult 0 0.00% 10.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc 0 0.00% 10.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift 0 0.00% 10.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc 0 0.00% 10.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt 0 0.00% 10.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd 0 0.00% 10.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu 0 0.00% 10.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp 0 0.00% 10.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt 0 0.00% 10.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv 0 0.00% 10.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc 0 0.00% 10.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult 0 0.00% 10.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc 0 0.00% 10.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt 0 0.00% 10.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead 288567 46.11% 56.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite 272927 43.61% 100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass 61 0.00% 0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu 27558257 66.77% 66.77% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult 31168 0.08% 66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv 0 0.00% 66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd 0 0.00% 66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp 0 0.00% 66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt 0 0.00% 66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult 0 0.00% 66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv 0 0.00% 66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt 0 0.00% 66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd 0 0.00% 66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc 0 0.00% 66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu 0 0.00% 66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp 0 0.00% 66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt 0 0.00% 66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc 0 0.00% 66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult 0 0.00% 66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc 0 0.00% 66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift 0 0.00% 66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc 0 0.00% 66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt 0 0.00% 66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd 0 0.00% 66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu 0 0.00% 66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp 0 0.00% 66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt 0 0.00% 66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv 0 0.00% 66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc 2328 0.01% 66.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult 0 0.00% 66.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc 4 0.00% 66.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt 0 0.00% 66.85% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead 7689945 18.63% 85.48% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite 5992314 14.52% 100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total 41274077 # Type of FU issued
system.cpu3.iq.rate 0.739645 # Inst issue rate
system.cpu3.iq.fu_busy_cnt 625790 # FU busy when requested
system.cpu3.iq.fu_busy_rate 0.015162 # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads 137559378 # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes 49989246 # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses 40120759 # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads 8180 # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes 4843 # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses 3492 # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses 41895381 # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses 4425 # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads 174238 # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads 1195264 # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses 1195 # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation 28361 # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores 579365 # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads 104459 # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked 43794 # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles 701676 # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles 2636383 # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles 282446 # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts 43936154 # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts 66826 # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts 7978184 # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts 6284983 # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts 267113 # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents 25993 # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents 250282 # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents 28361 # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect 127792 # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect 130048 # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts 257840 # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts 40954158 # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts 7560730 # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts 285711 # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp 0 # number of swp insts executed
system.cpu3.iew.exec_nop 62582 # number of nop insts executed
system.cpu3.iew.exec_refs 13496719 # number of memory reference insts executed
system.cpu3.iew.exec_branches 7548230 # Number of branches executed
system.cpu3.iew.exec_stores 5935989 # Number of stores executed
system.cpu3.iew.exec_rate 0.733912 # Inst execution rate
system.cpu3.iew.wb_sent 40661575 # cumulative count of insts sent to commit
system.cpu3.iew.wb_count 40124251 # cumulative count of insts written-back
system.cpu3.iew.wb_producers 21126058 # num instructions producing a value
system.cpu3.iew.wb_consumers 37308798 # num instructions consuming a value
system.cpu3.iew.wb_rate 0.719039 # insts written-back per cycle
system.cpu3.iew.wb_fanout 0.566249 # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts 6107928 # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls 463664 # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts 213549 # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples 53039462 # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean 0.713065 # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev 1.610172 # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0 38622110 72.82% 72.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1 6314877 11.91% 84.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2 3213776 6.06% 90.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3 1409463 2.66% 93.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4 790260 1.49% 94.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5 551904 1.04% 95.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6 961415 1.81% 97.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7 244563 0.46% 98.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8 931094 1.76% 100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total 53039462 # Number of insts commited each cycle
system.cpu3.commit.committedInsts 31045718 # Number of instructions committed
system.cpu3.commit.committedOps 37820561 # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu3.commit.refs 12488538 # Number of memory references committed
system.cpu3.commit.loads 6782920 # Number of loads committed
system.cpu3.commit.membars 181312 # Number of memory barriers committed
system.cpu3.commit.branches 7134012 # Number of branches committed
system.cpu3.commit.fp_insts 3283 # Number of committed floating point instructions.
system.cpu3.commit.int_insts 32975843 # Number of committed integer instructions.
system.cpu3.commit.function_calls 1245781 # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu 25299473 66.89% 66.89% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult 30222 0.08% 66.97% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv 0 0.00% 66.97% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd 0 0.00% 66.97% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp 0 0.00% 66.97% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt 0 0.00% 66.97% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult 0 0.00% 66.97% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv 0 0.00% 66.97% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt 0 0.00% 66.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd 0 0.00% 66.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc 0 0.00% 66.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu 0 0.00% 66.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp 0 0.00% 66.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt 0 0.00% 66.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc 0 0.00% 66.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult 0 0.00% 66.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc 0 0.00% 66.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift 0 0.00% 66.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc 0 0.00% 66.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt 0 0.00% 66.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd 0 0.00% 66.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu 0 0.00% 66.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp 0 0.00% 66.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt 0 0.00% 66.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv 0 0.00% 66.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc 2328 0.01% 66.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult 0 0.00% 66.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc 0 0.00% 66.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt 0 0.00% 66.98% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead 6782920 17.93% 84.91% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite 5705618 15.09% 100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total 37820561 # Class of committed instruction
system.cpu3.commit.bw_lim_events 931094 # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads 90431014 # The number of ROB reads
system.cpu3.rob.rob_writes 89155949 # The number of ROB writes
system.cpu3.timesIdled 227288 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles 1464060 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles 5161848397 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts 31005981 # Number of Instructions Simulated
system.cpu3.committedOps 37780824 # Number of Ops (including micro ops) Simulated
system.cpu3.cpi 1.799736 # CPI: Cycles Per Instruction
system.cpu3.cpi_total 1.799736 # CPI: Total CPI of All Threads
system.cpu3.ipc 0.555637 # IPC: Instructions Per Cycle
system.cpu3.ipc_total 0.555637 # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads 44884059 # number of integer regfile reads
system.cpu3.int_regfile_writes 25155589 # number of integer regfile writes
system.cpu3.fp_regfile_reads 14375 # number of floating regfile reads
system.cpu3.fp_regfile_writes 12072 # number of floating regfile writes
system.cpu3.cc_regfile_reads 144434496 # number of cc regfile reads
system.cpu3.cc_regfile_writes 15958517 # number of cc regfile writes
system.cpu3.misc_regfile_reads 98127938 # number of misc regfile reads
system.cpu3.misc_regfile_writes 343145 # number of misc regfile writes
system.iobus.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq 30152 # Transaction distribution
system.iobus.trans_dist::ReadResp 30152 # Transaction distribution
system.iobus.trans_dist::WriteReq 59010 # Transaction distribution
system.iobus.trans_dist::WriteResp 59010 # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 54148 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 116 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio 434 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 34 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 20 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio 120 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio 834 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 32 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 76 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.lan_fake.pio 4 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.usb_fake.pio 10 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 7244 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 42268 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total 105436 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 72888 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total 72888 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total 178324 # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 67865 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 232 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio 638 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 68 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 40 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio 84 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio 441 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 64 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 152 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.aaci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.lan_fake.pio 8 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.usb_fake.pio 20 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 4753 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 84536 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total 159093 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 2320992 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total 2320992 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total 2480085 # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy 29851500 # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer1.occupancy 102000 # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer2.occupancy 228500 # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer3.occupancy 19500 # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer4.occupancy 4000 # Layer occupancy (ticks)
system.iobus.reqLayer4.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer10.occupancy 1000 # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer16.occupancy 40500 # Layer occupancy (ticks)
system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer19.occupancy 3000 # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer20.occupancy 9000 # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer23.occupancy 4026500 # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer24.occupancy 23286500 # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer25.occupancy 72958030 # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer0.occupancy 50254000 # Layer occupancy (ticks)
system.iobus.respLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer3.occupancy 14338000 # Layer occupancy (ticks)
system.iobus.respLayer3.utilization 0.0 # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements 36410 # number of replacements
system.iocache.tags.tagsinuse 1.002565 # Cycle average of tags in use
system.iocache.tags.total_refs 0 # Total number of references to valid blocks.
system.iocache.tags.sampled_refs 36426 # Sample count of references to valid blocks.
system.iocache.tags.avg_refs 0 # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle 248718527509 # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide 1.002565 # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide 0.062660 # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total 0.062660 # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses 327996 # Number of tag accesses
system.iocache.tags.data_accesses 327996 # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::realview.ide 220 # number of ReadReq misses
system.iocache.ReadReq_misses::total 220 # number of ReadReq misses
system.iocache.WriteLineReq_misses::realview.ide 36224 # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total 36224 # number of WriteLineReq misses
system.iocache.demand_misses::realview.ide 36444 # number of demand (read+write) misses
system.iocache.demand_misses::total 36444 # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide 36444 # number of overall misses
system.iocache.overall_misses::total 36444 # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide 16295912 # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total 16295912 # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::realview.ide 1689414118 # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total 1689414118 # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::realview.ide 1705710030 # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total 1705710030 # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide 1705710030 # number of overall miss cycles
system.iocache.overall_miss_latency::total 1705710030 # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide 220 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total 220 # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::realview.ide 36224 # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total 36224 # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide 36444 # number of demand (read+write) accesses
system.iocache.demand_accesses::total 36444 # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide 36444 # number of overall (read+write) accesses
system.iocache.overall_accesses::total 36444 # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::realview.ide 1 # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total 1 # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses
system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses
system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 74072.327273 # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 74072.327273 # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::realview.ide 46637.978081 # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 46637.978081 # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 46803.589891 # average overall miss latency
system.iocache.demand_avg_miss_latency::total 46803.589891 # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 46803.589891 # average overall miss latency
system.iocache.overall_avg_miss_latency::total 46803.589891 # average overall miss latency
system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.writebacks::writebacks 36190 # number of writebacks
system.iocache.writebacks::total 36190 # number of writebacks
system.iocache.ReadReq_mshr_misses::realview.ide 137 # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total 137 # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::realview.ide 14064 # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total 14064 # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide 14201 # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total 14201 # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide 14201 # number of overall MSHR misses
system.iocache.overall_mshr_misses::total 14201 # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide 9445912 # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total 9445912 # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::realview.ide 985358547 # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total 985358547 # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide 994804459 # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total 994804459 # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide 994804459 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total 994804459 # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide 0.622727 # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total 0.622727 # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::realview.ide 0.388251 # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total 0.388251 # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide 0.389666 # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total 0.389666 # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide 0.389666 # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total 0.389666 # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 68948.262774 # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68948.262774 # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 70062.467790 # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 70062.467790 # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 70051.718823 # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 70051.718823 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 70051.718823 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 70051.718823 # average overall mshr miss latency
system.l2c.tags.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.l2c.tags.replacements 100866 # number of replacements
system.l2c.tags.tagsinuse 65104.734410 # Cycle average of tags in use
system.l2c.tags.total_refs 5134220 # Total number of references to valid blocks.
system.l2c.tags.sampled_refs 166034 # Sample count of references to valid blocks.
system.l2c.tags.avg_refs 30.922703 # Average number of references to valid blocks.
system.l2c.tags.warmup_cycle 79359149000 # Cycle when the warmup percentage was hit.
system.l2c.tags.occ_blocks::writebacks 49022.002356 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.dtb.walker 2.902695 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.itb.walker 0.002960 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.inst 4655.957926 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.data 1835.969861 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.dtb.walker 0.000002 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.inst 774.839390 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.data 858.475569 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu2.dtb.walker 20.852845 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu2.inst 2233.809872 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu2.data 830.848364 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu3.dtb.walker 56.245543 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu3.itb.walker 0.001828 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu3.inst 2978.546484 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu3.data 1834.278716 # Average occupied blocks per requestor
system.l2c.tags.occ_percent::writebacks 0.748016 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.dtb.walker 0.000044 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.inst 0.071044 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.data 0.028015 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.dtb.walker 0.000000 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.inst 0.011823 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.data 0.013099 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu2.dtb.walker 0.000318 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu2.inst 0.034085 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu2.data 0.012678 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu3.dtb.walker 0.000858 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu3.itb.walker 0.000000 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu3.inst 0.045449 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu3.data 0.027989 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::total 0.993419 # Average percentage of cache occupancy
system.l2c.tags.occ_task_id_blocks::1023 60 # Occupied blocks per task id
system.l2c.tags.occ_task_id_blocks::1024 65108 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1023::4 60 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::0 14 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::1 27 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::2 2141 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::3 8201 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::4 54725 # Occupied blocks per task id
system.l2c.tags.occ_task_id_percent::1023 0.000916 # Percentage of cache occupancy per task id
system.l2c.tags.occ_task_id_percent::1024 0.993469 # Percentage of cache occupancy per task id
system.l2c.tags.tag_accesses 45365928 # Number of tag accesses
system.l2c.tags.data_accesses 45365928 # Number of data accesses
system.l2c.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.l2c.ReadReq_hits::cpu0.dtb.walker 4277 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.itb.walker 2153 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.dtb.walker 1575 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.itb.walker 876 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu2.dtb.walker 12818 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu2.itb.walker 1200 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu3.dtb.walker 20699 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu3.itb.walker 3759 # number of ReadReq hits
system.l2c.ReadReq_hits::total 47357 # number of ReadReq hits
system.l2c.WritebackDirty_hits::writebacks 691735 # number of WritebackDirty hits
system.l2c.WritebackDirty_hits::total 691735 # number of WritebackDirty hits
system.l2c.WritebackClean_hits::writebacks 1932411 # number of WritebackClean hits
system.l2c.WritebackClean_hits::total 1932411 # number of WritebackClean hits
system.l2c.UpgradeReq_hits::cpu0.data 11 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu1.data 5 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu2.data 9 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu3.data 31 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total 56 # number of UpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu0.data 1 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu3.data 16 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::total 17 # number of SCUpgradeReq hits
system.l2c.ReadExReq_hits::cpu0.data 66409 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu1.data 22548 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu2.data 25529 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu3.data 44640 # number of ReadExReq hits
system.l2c.ReadExReq_hits::total 159126 # number of ReadExReq hits
system.l2c.ReadCleanReq_hits::cpu0.inst 735776 # number of ReadCleanReq hits
system.l2c.ReadCleanReq_hits::cpu1.inst 211019 # number of ReadCleanReq hits
system.l2c.ReadCleanReq_hits::cpu2.inst 464507 # number of ReadCleanReq hits
system.l2c.ReadCleanReq_hits::cpu3.inst 537647 # number of ReadCleanReq hits
system.l2c.ReadCleanReq_hits::total 1948949 # number of ReadCleanReq hits
system.l2c.ReadSharedReq_hits::cpu0.data 223325 # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::cpu1.data 69756 # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::cpu2.data 89766 # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::cpu3.data 140401 # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::total 523248 # number of ReadSharedReq hits
system.l2c.demand_hits::cpu0.dtb.walker 4277 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.itb.walker 2153 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.inst 735776 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.data 289734 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.dtb.walker 1575 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.itb.walker 876 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.inst 211019 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.data 92304 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.dtb.walker 12818 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.itb.walker 1200 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.inst 464507 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.data 115295 # number of demand (read+write) hits
system.l2c.demand_hits::cpu3.dtb.walker 20699 # number of demand (read+write) hits
system.l2c.demand_hits::cpu3.itb.walker 3759 # number of demand (read+write) hits
system.l2c.demand_hits::cpu3.inst 537647 # number of demand (read+write) hits
system.l2c.demand_hits::cpu3.data 185041 # number of demand (read+write) hits
system.l2c.demand_hits::total 2678680 # number of demand (read+write) hits
system.l2c.overall_hits::cpu0.dtb.walker 4277 # number of overall hits
system.l2c.overall_hits::cpu0.itb.walker 2153 # number of overall hits
system.l2c.overall_hits::cpu0.inst 735776 # number of overall hits
system.l2c.overall_hits::cpu0.data 289734 # number of overall hits
system.l2c.overall_hits::cpu1.dtb.walker 1575 # number of overall hits
system.l2c.overall_hits::cpu1.itb.walker 876 # number of overall hits
system.l2c.overall_hits::cpu1.inst 211019 # number of overall hits
system.l2c.overall_hits::cpu1.data 92304 # number of overall hits
system.l2c.overall_hits::cpu2.dtb.walker 12818 # number of overall hits
system.l2c.overall_hits::cpu2.itb.walker 1200 # number of overall hits
system.l2c.overall_hits::cpu2.inst 464507 # number of overall hits
system.l2c.overall_hits::cpu2.data 115295 # number of overall hits
system.l2c.overall_hits::cpu3.dtb.walker 20699 # number of overall hits
system.l2c.overall_hits::cpu3.itb.walker 3759 # number of overall hits
system.l2c.overall_hits::cpu3.inst 537647 # number of overall hits
system.l2c.overall_hits::cpu3.data 185041 # number of overall hits
system.l2c.overall_hits::total 2678680 # number of overall hits
system.l2c.ReadReq_misses::cpu0.dtb.walker 5 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.itb.walker 2 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.dtb.walker 1 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu2.dtb.walker 28 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu3.dtb.walker 74 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu3.itb.walker 1 # number of ReadReq misses
system.l2c.ReadReq_misses::total 111 # number of ReadReq misses
system.l2c.UpgradeReq_misses::cpu0.data 1108 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu1.data 471 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu2.data 437 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu3.data 730 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 2746 # number of UpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu3.data 4 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::total 4 # number of SCUpgradeReq misses
system.l2c.ReadExReq_misses::cpu0.data 44938 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu1.data 11967 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu2.data 29307 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu3.data 51051 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 137263 # number of ReadExReq misses
system.l2c.ReadCleanReq_misses::cpu0.inst 7908 # number of ReadCleanReq misses
system.l2c.ReadCleanReq_misses::cpu1.inst 1917 # number of ReadCleanReq misses
system.l2c.ReadCleanReq_misses::cpu2.inst 5345 # number of ReadCleanReq misses
system.l2c.ReadCleanReq_misses::cpu3.inst 5962 # number of ReadCleanReq misses
system.l2c.ReadCleanReq_misses::total 21132 # number of ReadCleanReq misses
system.l2c.ReadSharedReq_misses::cpu0.data 5135 # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::cpu1.data 2415 # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::cpu2.data 2185 # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::cpu3.data 4425 # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::total 14160 # number of ReadSharedReq misses
system.l2c.demand_misses::cpu0.dtb.walker 5 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.itb.walker 2 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.inst 7908 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.data 50073 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.dtb.walker 1 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.inst 1917 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.data 14382 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.dtb.walker 28 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.inst 5345 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.data 31492 # number of demand (read+write) misses
system.l2c.demand_misses::cpu3.dtb.walker 74 # number of demand (read+write) misses
system.l2c.demand_misses::cpu3.itb.walker 1 # number of demand (read+write) misses
system.l2c.demand_misses::cpu3.inst 5962 # number of demand (read+write) misses
system.l2c.demand_misses::cpu3.data 55476 # number of demand (read+write) misses
system.l2c.demand_misses::total 172666 # number of demand (read+write) misses
system.l2c.overall_misses::cpu0.dtb.walker 5 # number of overall misses
system.l2c.overall_misses::cpu0.itb.walker 2 # number of overall misses
system.l2c.overall_misses::cpu0.inst 7908 # number of overall misses
system.l2c.overall_misses::cpu0.data 50073 # number of overall misses
system.l2c.overall_misses::cpu1.dtb.walker 1 # number of overall misses
system.l2c.overall_misses::cpu1.inst 1917 # number of overall misses
system.l2c.overall_misses::cpu1.data 14382 # number of overall misses
system.l2c.overall_misses::cpu2.dtb.walker 28 # number of overall misses
system.l2c.overall_misses::cpu2.inst 5345 # number of overall misses
system.l2c.overall_misses::cpu2.data 31492 # number of overall misses
system.l2c.overall_misses::cpu3.dtb.walker 74 # number of overall misses
system.l2c.overall_misses::cpu3.itb.walker 1 # number of overall misses
system.l2c.overall_misses::cpu3.inst 5962 # number of overall misses
system.l2c.overall_misses::cpu3.data 55476 # number of overall misses
system.l2c.overall_misses::total 172666 # number of overall misses
system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 97500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu2.dtb.walker 2372000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu3.dtb.walker 6843500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu3.itb.walker 84000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::total 9397000 # number of ReadReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu1.data 29500 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu2.data 173000 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu3.data 234000 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::total 436500 # number of UpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::cpu3.data 162500 # number of SCUpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::total 162500 # number of SCUpgradeReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu1.data 940191500 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu2.data 2264857500 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu3.data 4197518500 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total 7402567500 # number of ReadExReq miss cycles
system.l2c.ReadCleanReq_miss_latency::cpu1.inst 159894500 # number of ReadCleanReq miss cycles
system.l2c.ReadCleanReq_miss_latency::cpu2.inst 444350000 # number of ReadCleanReq miss cycles
system.l2c.ReadCleanReq_miss_latency::cpu3.inst 496961999 # number of ReadCleanReq miss cycles
system.l2c.ReadCleanReq_miss_latency::total 1101206499 # number of ReadCleanReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu1.data 202988000 # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu2.data 181452000 # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu3.data 393224500 # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::total 777664500 # number of ReadSharedReq miss cycles
system.l2c.demand_miss_latency::cpu1.dtb.walker 97500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.inst 159894500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.data 1143179500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.dtb.walker 2372000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.inst 444350000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.data 2446309500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu3.dtb.walker 6843500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu3.itb.walker 84000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu3.inst 496961999 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu3.data 4590743000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total 9290835499 # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu1.dtb.walker 97500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.inst 159894500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.data 1143179500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.dtb.walker 2372000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.inst 444350000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.data 2446309500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu3.dtb.walker 6843500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu3.itb.walker 84000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu3.inst 496961999 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu3.data 4590743000 # number of overall miss cycles
system.l2c.overall_miss_latency::total 9290835499 # number of overall miss cycles
system.l2c.ReadReq_accesses::cpu0.dtb.walker 4282 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.itb.walker 2155 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.dtb.walker 1576 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.itb.walker 876 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu2.dtb.walker 12846 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu2.itb.walker 1200 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu3.dtb.walker 20773 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu3.itb.walker 3760 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total 47468 # number of ReadReq accesses(hits+misses)
system.l2c.WritebackDirty_accesses::writebacks 691735 # number of WritebackDirty accesses(hits+misses)
system.l2c.WritebackDirty_accesses::total 691735 # number of WritebackDirty accesses(hits+misses)
system.l2c.WritebackClean_accesses::writebacks 1932411 # number of WritebackClean accesses(hits+misses)
system.l2c.WritebackClean_accesses::total 1932411 # number of WritebackClean accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu0.data 1119 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu1.data 476 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu2.data 446 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu3.data 761 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 2802 # number of UpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu0.data 1 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu3.data 20 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::total 21 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu0.data 111347 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu1.data 34515 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu2.data 54836 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu3.data 95691 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 296389 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::cpu0.inst 743684 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::cpu1.inst 212936 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::cpu2.inst 469852 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::cpu3.inst 543609 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::total 1970081 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu0.data 228460 # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu1.data 72171 # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu2.data 91951 # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu3.data 144826 # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::total 537408 # number of ReadSharedReq accesses(hits+misses)
system.l2c.demand_accesses::cpu0.dtb.walker 4282 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.itb.walker 2155 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.inst 743684 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.data 339807 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.dtb.walker 1576 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.itb.walker 876 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.inst 212936 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.data 106686 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.dtb.walker 12846 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.itb.walker 1200 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.inst 469852 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.data 146787 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu3.dtb.walker 20773 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu3.itb.walker 3760 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu3.inst 543609 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu3.data 240517 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 2851346 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu0.dtb.walker 4282 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.itb.walker 2155 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.inst 743684 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.data 339807 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.dtb.walker 1576 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.itb.walker 876 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.inst 212936 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.data 106686 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.dtb.walker 12846 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.itb.walker 1200 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.inst 469852 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.data 146787 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu3.dtb.walker 20773 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu3.itb.walker 3760 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu3.inst 543609 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu3.data 240517 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 2851346 # number of overall (read+write) accesses
system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.001168 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000928 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000635 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu2.dtb.walker 0.002180 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu3.dtb.walker 0.003562 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu3.itb.walker 0.000266 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::total 0.002338 # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu0.data 0.990170 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu1.data 0.989496 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu2.data 0.979821 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu3.data 0.959264 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::total 0.980014 # miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu3.data 0.200000 # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::total 0.190476 # miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu0.data 0.403585 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data 0.346719 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu2.data 0.534448 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu3.data 0.533498 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total 0.463118 # miss rate for ReadExReq accesses
system.l2c.ReadCleanReq_miss_rate::cpu0.inst 0.010634 # miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_miss_rate::cpu1.inst 0.009003 # miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_miss_rate::cpu2.inst 0.011376 # miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_miss_rate::cpu3.inst 0.010967 # miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_miss_rate::total 0.010726 # miss rate for ReadCleanReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu0.data 0.022477 # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu1.data 0.033462 # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu2.data 0.023763 # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu3.data 0.030554 # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::total 0.026349 # miss rate for ReadSharedReq accesses
system.l2c.demand_miss_rate::cpu0.dtb.walker 0.001168 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.itb.walker 0.000928 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.inst 0.010634 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.data 0.147357 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000635 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst 0.009003 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data 0.134807 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.dtb.walker 0.002180 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.inst 0.011376 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.data 0.214542 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu3.dtb.walker 0.003562 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu3.itb.walker 0.000266 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu3.inst 0.010967 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu3.data 0.230653 # miss rate for demand accesses
system.l2c.demand_miss_rate::total 0.060556 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.dtb.walker 0.001168 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.itb.walker 0.000928 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.inst 0.010634 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.data 0.147357 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000635 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst 0.009003 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data 0.134807 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.dtb.walker 0.002180 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.inst 0.011376 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.data 0.214542 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu3.dtb.walker 0.003562 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu3.itb.walker 0.000266 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu3.inst 0.010967 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu3.data 0.230653 # miss rate for overall accesses
system.l2c.overall_miss_rate::total 0.060556 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 97500 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu2.dtb.walker 84714.285714 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu3.dtb.walker 92479.729730 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu3.itb.walker 84000 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::total 84657.657658 # average ReadReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 62.632696 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu2.data 395.881007 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu3.data 320.547945 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::total 158.958485 # average UpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu3.data 40625 # average SCUpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::total 40625 # average SCUpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu1.data 78565.346369 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu2.data 77280.427884 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu3.data 82222.062251 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::total 53929.809927 # average ReadExReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 83408.711528 # average ReadCleanReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::cpu2.inst 83133.769878 # average ReadCleanReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::cpu3.inst 83354.914291 # average ReadCleanReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::total 52110.850795 # average ReadCleanReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 84053.002070 # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu2.data 83044.393593 # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu3.data 88864.293785 # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::total 54919.809322 # average ReadSharedReq miss latency
system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 97500 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.inst 83408.711528 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.data 79486.823808 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.dtb.walker 84714.285714 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.inst 83133.769878 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.data 77680.347390 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu3.dtb.walker 92479.729730 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu3.itb.walker 84000 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu3.inst 83354.914291 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu3.data 82751.874685 # average overall miss latency
system.l2c.demand_avg_miss_latency::total 53808.135354 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 97500 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.inst 83408.711528 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.data 79486.823808 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.dtb.walker 84714.285714 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.inst 83133.769878 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.data 77680.347390 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu3.dtb.walker 92479.729730 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu3.itb.walker 84000 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu3.inst 83354.914291 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu3.data 82751.874685 # average overall miss latency
system.l2c.overall_avg_miss_latency::total 53808.135354 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2c.writebacks::writebacks 92509 # number of writebacks
system.l2c.writebacks::total 92509 # number of writebacks
system.l2c.ReadCleanReq_mshr_hits::cpu2.inst 4 # number of ReadCleanReq MSHR hits
system.l2c.ReadCleanReq_mshr_hits::cpu3.inst 5 # number of ReadCleanReq MSHR hits
system.l2c.ReadCleanReq_mshr_hits::total 9 # number of ReadCleanReq MSHR hits
system.l2c.ReadSharedReq_mshr_hits::cpu2.data 18 # number of ReadSharedReq MSHR hits
system.l2c.ReadSharedReq_mshr_hits::cpu3.data 45 # number of ReadSharedReq MSHR hits
system.l2c.ReadSharedReq_mshr_hits::total 63 # number of ReadSharedReq MSHR hits
system.l2c.demand_mshr_hits::cpu2.inst 4 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu2.data 18 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu3.inst 5 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu3.data 45 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::total 72 # number of demand (read+write) MSHR hits
system.l2c.overall_mshr_hits::cpu2.inst 4 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu2.data 18 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu3.inst 5 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu3.data 45 # number of overall MSHR hits
system.l2c.overall_mshr_hits::total 72 # number of overall MSHR hits
system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 1 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu2.dtb.walker 28 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu3.dtb.walker 74 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu3.itb.walker 1 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::total 104 # number of ReadReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu1.data 471 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu2.data 437 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu3.data 730 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total 1638 # number of UpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu3.data 4 # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::total 4 # number of SCUpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu1.data 11967 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu2.data 29307 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu3.data 51051 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total 92325 # number of ReadExReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::cpu1.inst 1917 # number of ReadCleanReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::cpu2.inst 5341 # number of ReadCleanReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::cpu3.inst 5957 # number of ReadCleanReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::total 13215 # number of ReadCleanReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu1.data 2415 # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu2.data 2167 # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu3.data 4380 # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::total 8962 # number of ReadSharedReq MSHR misses
system.l2c.demand_mshr_misses::cpu1.dtb.walker 1 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.inst 1917 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.data 14382 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.dtb.walker 28 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.inst 5341 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.data 31474 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu3.dtb.walker 74 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu3.itb.walker 1 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu3.inst 5957 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu3.data 55431 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total 114606 # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu1.dtb.walker 1 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.inst 1917 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.data 14382 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.dtb.walker 28 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.inst 5341 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.data 31474 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu3.dtb.walker 74 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu3.itb.walker 1 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu3.inst 5957 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu3.data 55431 # number of overall MSHR misses
system.l2c.overall_mshr_misses::total 114606 # number of overall MSHR misses
system.l2c.ReadReq_mshr_uncacheable::cpu1.data 3449 # number of ReadReq MSHR uncacheable
system.l2c.ReadReq_mshr_uncacheable::cpu2.data 7107 # number of ReadReq MSHR uncacheable
system.l2c.ReadReq_mshr_uncacheable::cpu3.data 7761 # number of ReadReq MSHR uncacheable
system.l2c.ReadReq_mshr_uncacheable::total 18317 # number of ReadReq MSHR uncacheable
system.l2c.WriteReq_mshr_uncacheable::cpu1.data 2842 # number of WriteReq MSHR uncacheable
system.l2c.WriteReq_mshr_uncacheable::cpu2.data 5190 # number of WriteReq MSHR uncacheable
system.l2c.WriteReq_mshr_uncacheable::cpu3.data 6229 # number of WriteReq MSHR uncacheable
system.l2c.WriteReq_mshr_uncacheable::total 14261 # number of WriteReq MSHR uncacheable
system.l2c.overall_mshr_uncacheable_misses::cpu1.data 6291 # number of overall MSHR uncacheable misses
system.l2c.overall_mshr_uncacheable_misses::cpu2.data 12297 # number of overall MSHR uncacheable misses
system.l2c.overall_mshr_uncacheable_misses::cpu3.data 13990 # number of overall MSHR uncacheable misses
system.l2c.overall_mshr_uncacheable_misses::total 32578 # number of overall MSHR uncacheable misses
system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 87500 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu2.dtb.walker 2092000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu3.dtb.walker 6103500 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu3.itb.walker 74000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::total 8357000 # number of ReadReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 8934500 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data 8316500 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu3.data 13861000 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total 31112000 # number of UpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu3.data 180500 # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::total 180500 # number of SCUpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 820521500 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 1971787500 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu3.data 3687008500 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total 6479317500 # number of ReadExReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst 140724500 # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::cpu2.inst 390804500 # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::cpu3.inst 437012499 # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::total 968541499 # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data 178838000 # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu2.data 158632000 # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu3.data 346274500 # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::total 683744500 # number of ReadSharedReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 87500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.inst 140724500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.data 999359500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.dtb.walker 2092000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.inst 390804500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.data 2130419500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu3.dtb.walker 6103500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu3.itb.walker 74000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu3.inst 437012499 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu3.data 4033283000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total 8139960499 # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 87500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.inst 140724500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.data 999359500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.dtb.walker 2092000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.inst 390804500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.data 2130419500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu3.dtb.walker 6103500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu3.itb.walker 74000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu3.inst 437012499 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu3.data 4033283000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total 8139960499 # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 561987500 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu2.data 1400221000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu3.data 1571751000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::total 3533959500 # number of ReadReq MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.data 561987500 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu2.data 1400221000 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu3.data 1571751000 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::total 3533959500 # number of overall MSHR uncacheable cycles
system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000635 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu2.dtb.walker 0.002180 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu3.dtb.walker 0.003562 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu3.itb.walker 0.000266 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::total 0.002191 # mshr miss rate for ReadReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.989496 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data 0.979821 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu3.data 0.959264 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::total 0.584582 # mshr miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu3.data 0.200000 # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.190476 # mshr miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.346719 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 0.534448 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu3.data 0.533498 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::total 0.311499 # mshr miss rate for ReadExReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst 0.009003 # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::cpu2.inst 0.011367 # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::cpu3.inst 0.010958 # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::total 0.006708 # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data 0.033462 # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu2.data 0.023567 # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu3.data 0.030243 # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::total 0.016676 # mshr miss rate for ReadSharedReq accesses
system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000635 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.inst 0.009003 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.data 0.134807 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.dtb.walker 0.002180 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.inst 0.011367 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.data 0.214420 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu3.dtb.walker 0.003562 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu3.itb.walker 0.000266 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu3.inst 0.010958 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu3.data 0.230466 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::total 0.040194 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000635 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.inst 0.009003 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.data 0.134807 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.dtb.walker 0.002180 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.inst 0.011367 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.data 0.214420 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu3.dtb.walker 0.003562 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu3.itb.walker 0.000266 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu3.inst 0.010958 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu3.data 0.230466 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::total 0.040194 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 87500 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.dtb.walker 74714.285714 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu3.dtb.walker 82479.729730 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu3.itb.walker 74000 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::total 80355.769231 # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 18969.214437 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 19030.892449 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu3.data 18987.671233 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::total 18993.894994 # average UpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data 45125 # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 45125 # average SCUpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 68565.346369 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 67280.427884 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu3.data 72222.062251 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::total 70179.447604 # average ReadExReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 73408.711528 # average ReadCleanReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 73170.660925 # average ReadCleanReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 73361.171563 # average ReadCleanReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 73291.070677 # average ReadCleanReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 74053.002070 # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 73203.507153 # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 79058.105023 # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 76293.740237 # average ReadSharedReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 87500 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 73408.711528 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.data 69486.823808 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.dtb.walker 74714.285714 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 73170.660925 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.data 67688.234733 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu3.dtb.walker 82479.729730 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu3.itb.walker 74000 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu3.inst 73361.171563 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu3.data 72762.226913 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::total 71025.605108 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 87500 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 73408.711528 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.data 69486.823808 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.dtb.walker 74714.285714 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 73170.660925 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.data 67688.234733 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu3.dtb.walker 82479.729730 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu3.itb.walker 74000 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu3.inst 73361.171563 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu3.data 72762.226913 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::total 71025.605108 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 162942.157147 # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu2.data 197019.980301 # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu3.data 202519.134132 # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 192933.313315 # average ReadReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 89331.982197 # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu2.data 113866.878100 # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu3.data 112348.177269 # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::total 108476.870894 # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests 349065 # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests 146440 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests 474 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq 40114 # Transaction distribution
system.membus.trans_dist::ReadResp 75665 # Transaction distribution
system.membus.trans_dist::WriteReq 27565 # Transaction distribution
system.membus.trans_dist::WriteResp 27565 # Transaction distribution
system.membus.trans_dist::WritebackDirty 128699 # Transaction distribution
system.membus.trans_dist::CleanEvict 8576 # Transaction distribution
system.membus.trans_dist::UpgradeReq 4535 # Transaction distribution
system.membus.trans_dist::SCUpgradeReq 4 # Transaction distribution
system.membus.trans_dist::UpgradeResp 1836 # Transaction distribution
system.membus.trans_dist::ReadExReq 135474 # Transaction distribution
system.membus.trans_dist::ReadExResp 135474 # Transaction distribution
system.membus.trans_dist::ReadSharedReq 35551 # Transaction distribution
system.membus.trans_dist::InvalidateReq 36224 # Transaction distribution
system.membus.trans_dist::InvalidateResp 22160 # Transaction distribution
system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 105436 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 10 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 2006 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 476553 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::total 584005 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 95097 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total 95097 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 679102 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 159093 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port 20 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio 4012 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 16895100 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::total 17058225 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 2321472 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total 2321472 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 19379697 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 340 # Total snoops (count)
system.membus.snoopTraffic 21632 # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples 342782 # Request fanout histogram
system.membus.snoop_fanout::mean 0.015424 # Request fanout histogram
system.membus.snoop_fanout::stdev 0.123231 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 337495 98.46% 98.46% # Request fanout histogram
system.membus.snoop_fanout::1 5287 1.54% 100.00% # Request fanout histogram
system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 0 # Request fanout histogram
system.membus.snoop_fanout::max_value 1 # Request fanout histogram
system.membus.snoop_fanout::total 342782 # Request fanout histogram
system.membus.reqLayer0.occupancy 57572000 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer2.occupancy 694499 # Layer occupancy (ticks)
system.membus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer5.occupancy 502472051 # Layer occupancy (ticks)
system.membus.reqLayer5.utilization 0.0 # Layer utilization (%)
system.membus.respLayer2.occupancy 647767750 # Layer occupancy (ticks)
system.membus.respLayer2.utilization 0.0 # Layer utilization (%)
system.membus.respLayer3.occupancy 729588 # Layer occupancy (ticks)
system.membus.respLayer3.utilization 0.0 # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.realview.clcd.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock 16667 # Clock period in ticks
system.realview.dcc.osc_ddr.clock 25000 # Clock period in ticks
system.realview.dcc.osc_hsbm.clock 25000 # Clock period in ticks
system.realview.dcc.osc_pxl.clock 42105 # Clock period in ticks
system.realview.dcc.osc_smb.clock 20000 # Clock period in ticks
system.realview.dcc.osc_sys.clock 16667 # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi 0 # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi nan # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi 0 # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle nan # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk nan # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk 0 # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc nan # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk nan # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk 0 # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle nan # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc nan # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn nan # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts 0 # number of posts to CPU
system.realview.ethernet.droppedPackets 0 # number of packets dropped
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.realview.ide.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock 42105 # Clock period in ticks
system.realview.mcc.osc_mcc.clock 20000 # Clock period in ticks
system.realview.mcc.osc_peripheral.clock 41667 # Clock period in ticks
system.realview.mcc.osc_system_bus.clock 41667 # Clock period in ticks
system.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.realview.timer0.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.realview.timer1.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.toL2Bus.snoop_filter.tot_requests 5637070 # Total number of requests made to the snoop filter.
system.toL2Bus.snoop_filter.hit_single_requests 2833088 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.toL2Bus.snoop_filter.hit_multi_requests 44773 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.toL2Bus.snoop_filter.tot_snoops 304 # Total number of snoops made to the snoop filter.
system.toL2Bus.snoop_filter.hit_single_snoops 304 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.toL2Bus.pwrStateResidencyTicks::UNDEFINED 2823750824500 # Cumulative time (in ticks) in various power states
system.toL2Bus.trans_dist::ReadReq 110855 # Transaction distribution
system.toL2Bus.trans_dist::ReadResp 2618591 # Transaction distribution
system.toL2Bus.trans_dist::WriteReq 27565 # Transaction distribution
system.toL2Bus.trans_dist::WriteResp 27565 # Transaction distribution
system.toL2Bus.trans_dist::WritebackDirty 746435 # Transaction distribution
system.toL2Bus.trans_dist::WritebackClean 1969655 # Transaction distribution
system.toL2Bus.trans_dist::CleanEvict 146584 # Transaction distribution
system.toL2Bus.trans_dist::UpgradeReq 2802 # Transaction distribution
system.toL2Bus.trans_dist::SCUpgradeReq 21 # Transaction distribution
system.toL2Bus.trans_dist::UpgradeResp 2823 # Transaction distribution
system.toL2Bus.trans_dist::ReadExReq 296389 # Transaction distribution
system.toL2Bus.trans_dist::ReadExResp 296389 # Transaction distribution
system.toL2Bus.trans_dist::ReadCleanReq 1970201 # Transaction distribution
system.toL2Bus.trans_dist::ReadSharedReq 537545 # Transaction distribution
system.toL2Bus.trans_dist::InvalidateReq 4503 # Transaction distribution
system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 5927985 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 2623938 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side 25305 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 99572 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count::total 8676800 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 252179448 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 97825081 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side 41104 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 175440 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size::total 350221073 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.snoops 122763 # Total snoops (count)
system.toL2Bus.snoopTraffic 6010036 # Total snoop traffic (bytes)
system.toL2Bus.snoop_fanout::samples 4133801 # Request fanout histogram
system.toL2Bus.snoop_fanout::mean 0.021872 # Request fanout histogram
system.toL2Bus.snoop_fanout::stdev 0.146266 # Request fanout histogram
system.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::0 4043386 97.81% 97.81% # Request fanout histogram
system.toL2Bus.snoop_fanout::1 90415 2.19% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram
system.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram
system.toL2Bus.snoop_fanout::total 4133801 # Request fanout histogram
system.toL2Bus.reqLayer0.occupancy 3409727455 # Layer occupancy (ticks)
system.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%)
system.toL2Bus.snoopLayer0.occupancy 234412 # Layer occupancy (ticks)
system.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer0.occupancy 1840405228 # Layer occupancy (ticks)
system.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%)
system.toL2Bus.respLayer1.occupancy 767451664 # Layer occupancy (ticks)
system.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer2.occupancy 10602473 # Layer occupancy (ticks)
system.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer3.occupancy 47179732 # Layer occupancy (ticks)
system.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%)
system.cpu3.kern.inst.arm 0 # number of arm instructions executed
system.cpu3.kern.inst.quiesce 0 # number of quiesce instructions executed
---------- End Simulation Statistics ----------
|