1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
|
---------- Begin Simulation Statistics ----------
sim_seconds 51.558690 # Number of seconds simulated
sim_ticks 51558690384000 # Number of ticks simulated
final_tick 51558690384000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 207581 # Simulator instruction rate (inst/s)
host_op_rate 243983 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 9602431196 # Simulator tick rate (ticks/s)
host_mem_usage 695472 # Number of bytes of host memory used
host_seconds 5369.34 # Real time elapsed on the host
sim_insts 1114574366 # Number of instructions simulated
sim_ops 1310024478 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu.dtb.walker 681408 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.itb.walker 573376 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst 6481504 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 112175560 # Number of bytes read from this memory
system.physmem.bytes_read::realview.ide 429184 # Number of bytes read from this memory
system.physmem.bytes_read::total 120341032 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 6481504 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 6481504 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 141267776 # Number of bytes written to this memory
system.physmem.bytes_written::cpu.data 20580 # Number of bytes written to this memory
system.physmem.bytes_written::total 141288356 # Number of bytes written to this memory
system.physmem.num_reads::cpu.dtb.walker 10647 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.itb.walker 8959 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst 117226 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 1752756 # Number of read requests responded to by this memory
system.physmem.num_reads::realview.ide 6706 # Number of read requests responded to by this memory
system.physmem.num_reads::total 1896294 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 2207309 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data 2573 # Number of write requests responded to by this memory
system.physmem.num_writes::total 2209882 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.dtb.walker 13216 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.itb.walker 11121 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst 125711 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 2175687 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::realview.ide 8324 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 2334059 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 125711 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 125711 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 2739941 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu.data 399 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 2740340 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 2739941 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.dtb.walker 13216 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.itb.walker 11121 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 125711 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 2176086 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::realview.ide 8324 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 5074399 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 1896294 # Number of read requests accepted
system.physmem.writeReqs 2209882 # Number of write requests accepted
system.physmem.readBursts 1896294 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 2209882 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 121325696 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 37120 # Total number of bytes read from write queue
system.physmem.bytesWritten 141284736 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 120341032 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 141288356 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 580 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 2278 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 112674 # Per bank write bursts
system.physmem.perBankRdBursts::1 120331 # Per bank write bursts
system.physmem.perBankRdBursts::2 120633 # Per bank write bursts
system.physmem.perBankRdBursts::3 114638 # Per bank write bursts
system.physmem.perBankRdBursts::4 113111 # Per bank write bursts
system.physmem.perBankRdBursts::5 123581 # Per bank write bursts
system.physmem.perBankRdBursts::6 115477 # Per bank write bursts
system.physmem.perBankRdBursts::7 120263 # Per bank write bursts
system.physmem.perBankRdBursts::8 112291 # Per bank write bursts
system.physmem.perBankRdBursts::9 145720 # Per bank write bursts
system.physmem.perBankRdBursts::10 114582 # Per bank write bursts
system.physmem.perBankRdBursts::11 120005 # Per bank write bursts
system.physmem.perBankRdBursts::12 112695 # Per bank write bursts
system.physmem.perBankRdBursts::13 118645 # Per bank write bursts
system.physmem.perBankRdBursts::14 113317 # Per bank write bursts
system.physmem.perBankRdBursts::15 117751 # Per bank write bursts
system.physmem.perBankWrBursts::0 133340 # Per bank write bursts
system.physmem.perBankWrBursts::1 139177 # Per bank write bursts
system.physmem.perBankWrBursts::2 138321 # Per bank write bursts
system.physmem.perBankWrBursts::3 137224 # Per bank write bursts
system.physmem.perBankWrBursts::4 136590 # Per bank write bursts
system.physmem.perBankWrBursts::5 143143 # Per bank write bursts
system.physmem.perBankWrBursts::6 136203 # Per bank write bursts
system.physmem.perBankWrBursts::7 139934 # Per bank write bursts
system.physmem.perBankWrBursts::8 134977 # Per bank write bursts
system.physmem.perBankWrBursts::9 143618 # Per bank write bursts
system.physmem.perBankWrBursts::10 135619 # Per bank write bursts
system.physmem.perBankWrBursts::11 140132 # Per bank write bursts
system.physmem.perBankWrBursts::12 134815 # Per bank write bursts
system.physmem.perBankWrBursts::13 138770 # Per bank write bursts
system.physmem.perBankWrBursts::14 136807 # Per bank write bursts
system.physmem.perBankWrBursts::15 138904 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 518 # Number of times write queue was full causing retry
system.physmem.totGap 51558689064500 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 13 # Read request sizes (log2)
system.physmem.readPktSize::4 21272 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 1875009 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 1 # Write request sizes (log2)
system.physmem.writePktSize::3 2572 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 2207309 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 1116053 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 690517 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 59727 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 23803 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 610 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 483 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 601 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 516 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 1044 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 687 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 340 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 311 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 237 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 155 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 139 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 116 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 105 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 98 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 86 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 76 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 9 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 28211 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 35428 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 83457 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 116558 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 125148 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 129368 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 131713 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 136998 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 138946 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 135798 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 138971 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 141020 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 132458 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 131167 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 132874 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 144896 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 126854 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 129875 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 5862 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 4328 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 3576 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 3183 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 2815 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 2565 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 2532 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 2421 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 2341 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 2185 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 2246 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 2284 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 1940 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 1877 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 1876 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 1719 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 1742 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 1766 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 1651 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 1663 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 1721 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 1785 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 1763 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 1973 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 1548 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 1272 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 1576 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 2263 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 1461 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 706 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 1209 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 930002 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 282.376133 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 167.748609 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 309.895017 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 369309 39.71% 39.71% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 231862 24.93% 64.64% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 88277 9.49% 74.13% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 51814 5.57% 79.71% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 37452 4.03% 83.73% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 26213 2.82% 86.55% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 21092 2.27% 88.82% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 17823 1.92% 90.74% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 86160 9.26% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 930002 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 116289 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 16.301748 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 52.348914 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-511 116283 99.99% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::512-1023 3 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::1024-1535 1 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::10240-10751 1 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::13824-14335 1 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 116289 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 116288 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 18.983653 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 17.436820 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 18.158845 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::0-31 112077 96.38% 96.38% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::32-63 1857 1.60% 97.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::64-95 1248 1.07% 99.05% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::96-127 622 0.53% 99.58% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::128-159 199 0.17% 99.75% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::160-191 102 0.09% 99.84% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::192-223 42 0.04% 99.88% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::224-255 35 0.03% 99.91% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::256-287 40 0.03% 99.94% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::288-319 18 0.02% 99.96% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::320-351 4 0.00% 99.96% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::352-383 11 0.01% 99.97% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::384-415 4 0.00% 99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::448-479 1 0.00% 99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::480-511 7 0.01% 99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::512-543 6 0.01% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::576-607 2 0.00% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::608-639 3 0.00% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::736-767 4 0.00% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::768-799 2 0.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::864-895 2 0.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::960-991 1 0.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::1024-1055 1 0.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 116288 # Writes before turning the bus around for reads
system.physmem.totQLat 70130172482 # Total ticks spent queuing
system.physmem.totMemAccLat 105674809982 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 9478570000 # Total ticks spent in databus transfers
system.physmem.avgQLat 36994.07 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 55744.07 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 2.35 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 2.74 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 2.33 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 2.74 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 0.04 # Data bus utilization in percentage
system.physmem.busUtilRead 0.02 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.02 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 1.05 # Average read queue length when enqueuing
system.physmem.avgWrQLen 26.06 # Average write queue length when enqueuing
system.physmem.readRowHits 1529656 # Number of row buffer hits during reads
system.physmem.writeRowHits 1643629 # Number of row buffer hits during writes
system.physmem.readRowHitRate 80.69 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 74.45 # Row buffer hit rate for writes
system.physmem.avgGap 12556375.83 # Average gap between requests
system.physmem.pageHitRate 77.33 # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy 3321699360 # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy 1765517490 # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy 6716655120 # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy 5762509380 # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy 51680160480.000015 # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy 50972480280 # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy 3129835680 # Energy for precharge background per rank (pJ)
system.physmem_0.actPowerDownEnergy 101675150490 # Energy for active power-down per rank (pJ)
system.physmem_0.prePowerDownEnergy 76210464000 # Energy for precharge power-down per rank (pJ)
system.physmem_0.selfRefreshEnergy 12252798333465 # Energy for self refresh per rank (pJ)
system.physmem_0.totalEnergy 12554072367525 # Total energy per rank (pJ)
system.physmem_0.averagePower 243.490909 # Core power per rank (mW)
system.physmem_0.totalIdleTime 51438669732358 # Total Idle time Per DRAM Rank
system.physmem_0.memoryStateTime::IDLE 5228340749 # Time in different power states
system.physmem_0.memoryStateTime::REF 21959504000 # Time in different power states
system.physmem_0.memoryStateTime::SREF 51017233392500 # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN 198464631937 # Time in different power states
system.physmem_0.memoryStateTime::ACT 92832806893 # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN 222971707921 # Time in different power states
system.physmem_1.actEnergy 3318507780 # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy 1763828715 # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy 6818742840 # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy 5761011240 # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy 51892211280.000015 # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy 51236173110 # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy 3081583200 # Energy for precharge background per rank (pJ)
system.physmem_1.actPowerDownEnergy 102800614920 # Energy for active power-down per rank (pJ)
system.physmem_1.prePowerDownEnergy 76208995200 # Energy for precharge power-down per rank (pJ)
system.physmem_1.selfRefreshEnergy 12252080918985 # Energy for self refresh per rank (pJ)
system.physmem_1.totalEnergy 12555002532930 # Total energy per rank (pJ)
system.physmem_1.averagePower 243.508949 # Core power per rank (mW)
system.physmem_1.totalIdleTime 51438215485769 # Total Idle time Per DRAM Rank
system.physmem_1.memoryStateTime::IDLE 5081473992 # Time in different power states
system.physmem_1.memoryStateTime::REF 22049198000 # Time in different power states
system.physmem_1.memoryStateTime::SREF 51014315527500 # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN 198460418659 # Time in different power states
system.physmem_1.memoryStateTime::ACT 93344226239 # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN 225439539610 # Time in different power states
system.realview.nvmem.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.realview.nvmem.bytes_read::cpu.inst 384 # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu.data 36 # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total 420 # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu.inst 384 # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total 384 # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu.inst 24 # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu.data 5 # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total 29 # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu.inst 7 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu.data 1 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total 8 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu.inst 7 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total 7 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu.inst 7 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu.data 1 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total 8 # Total bandwidth to/from this memory (bytes/s)
system.realview.vram.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages 122 # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes 499712 # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs 122 # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages 1666 # Number of full page size DMA writes.
system.cf0.dma_write_bytes 6826496 # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs 1669 # Number of DMA write transactions.
system.cpu.branchPred.lookups 292068322 # Number of BP lookups
system.cpu.branchPred.condPredicted 199851600 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 13713135 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 209724607 # Number of BTB lookups
system.cpu.branchPred.BTBHits 131462172 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 62.683237 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 37751449 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 403092 # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups 8173057 # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits 6085508 # Number of indirect target hits.
system.cpu.branchPred.indirectMisses 2087549 # Number of indirect misses.
system.cpu.branchPredindirectMispredicted 802881 # Number of mispredicted indirect branches.
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks 1435892 # Table walker walks requested
system.cpu.dtb.walker.walksLong 1435892 # Table walker walks initiated with long descriptors
system.cpu.dtb.walker.walksLongTerminationLevel::Level2 31985 # Level at which table walker walks with long descriptors terminate
system.cpu.dtb.walker.walksLongTerminationLevel::Level3 277981 # Level at which table walker walks with long descriptors terminate
system.cpu.dtb.walker.walksSquashedBefore 675717 # Table walks squashed before starting
system.cpu.dtb.walker.walkWaitTime::samples 760175 # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::mean 2830.191074 # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::stdev 21829.241774 # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::0-65535 752984 99.05% 99.05% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::65536-131071 4669 0.61% 99.67% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::131072-196607 1022 0.13% 99.80% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::196608-262143 473 0.06% 99.86% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::262144-327679 342 0.04% 99.91% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::327680-393215 32 0.00% 99.91% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::393216-458751 237 0.03% 99.95% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::458752-524287 34 0.00% 99.95% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::524288-589823 14 0.00% 99.95% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::589824-655359 355 0.05% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::655360-720895 9 0.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::720896-786431 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::786432-851967 3 0.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::total 760175 # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkCompletionTime::samples 806276 # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::mean 26170.477603 # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::gmean 21293.851875 # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::stdev 20136.943306 # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::0-65535 787717 97.70% 97.70% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::65536-131071 14855 1.84% 99.54% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::131072-196607 1801 0.22% 99.76% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::196608-262143 1099 0.14% 99.90% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::262144-327679 441 0.05% 99.95% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::327680-393215 139 0.02% 99.97% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::393216-458751 81 0.01% 99.98% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::458752-524287 59 0.01% 99.99% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::524288-589823 12 0.00% 99.99% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::589824-655359 68 0.01% 100.00% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::655360-720895 4 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::total 806276 # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walksPending::samples 1071348818020 # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::mean 0.742300 # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::stdev 0.520529 # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::0-1 1067163432520 99.61% 99.61% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::2-3 2639718000 0.25% 99.86% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::4-5 767294500 0.07% 99.93% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::6-7 303032500 0.03% 99.96% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::8-9 205205000 0.02% 99.97% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::10-11 125461000 0.01% 99.99% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::12-13 48256000 0.00% 99.99% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::14-15 92861500 0.01% 100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::16-17 3532500 0.00% 100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::18-19 24500 0.00% 100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::total 1071348818020 # Table walker pending requests distribution
system.cpu.dtb.walker.walkPageSizes::4K 277982 89.68% 89.68% # Table walker page sizes translated
system.cpu.dtb.walker.walkPageSizes::2M 31985 10.32% 100.00% # Table walker page sizes translated
system.cpu.dtb.walker.walkPageSizes::total 309967 # Table walker page sizes translated
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data 1435892 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total 1435892 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data 309967 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total 309967 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total 1745859 # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 219013119 # DTB read hits
system.cpu.dtb.read_misses 1011306 # DTB read misses
system.cpu.dtb.write_hits 193770026 # DTB write hits
system.cpu.dtb.write_misses 424586 # DTB write misses
system.cpu.dtb.flush_tlb 11 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 63716 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 1209 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 88767 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 111 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 16184 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 85758 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 220024425 # DTB read accesses
system.cpu.dtb.write_accesses 194194612 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 412783145 # DTB hits
system.cpu.dtb.misses 1435892 # DTB misses
system.cpu.dtb.accesses 414219037 # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks 178617 # Table walker walks requested
system.cpu.itb.walker.walksLong 178617 # Table walker walks initiated with long descriptors
system.cpu.itb.walker.walksLongTerminationLevel::Level2 1509 # Level at which table walker walks with long descriptors terminate
system.cpu.itb.walker.walksLongTerminationLevel::Level3 129197 # Level at which table walker walks with long descriptors terminate
system.cpu.itb.walker.walksSquashedBefore 20173 # Table walks squashed before starting
system.cpu.itb.walker.walkWaitTime::samples 158444 # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::mean 1791.778168 # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::stdev 17776.926489 # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::0-65535 157195 99.21% 99.21% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::65536-131071 1061 0.67% 99.88% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::131072-196607 49 0.03% 99.91% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::196608-262143 23 0.01% 99.93% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::262144-327679 11 0.01% 99.93% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::327680-393215 12 0.01% 99.94% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::393216-458751 2 0.00% 99.94% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::524288-589823 45 0.03% 99.97% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::589824-655359 46 0.03% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::total 158444 # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkCompletionTime::samples 150879 # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::mean 29477.399108 # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::gmean 23380.752932 # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::stdev 29925.423831 # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::0-65535 144789 95.96% 95.96% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::65536-131071 5035 3.34% 99.30% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::131072-196607 407 0.27% 99.57% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::196608-262143 355 0.24% 99.81% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::262144-327679 85 0.06% 99.86% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::327680-393215 65 0.04% 99.91% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::393216-458751 23 0.02% 99.92% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::458752-524287 3 0.00% 99.92% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::524288-589823 3 0.00% 99.92% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::589824-655359 82 0.05% 99.98% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::655360-720895 8 0.01% 99.98% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::720896-786431 24 0.02% 100.00% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::total 150879 # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walksPending::samples 908136653272 # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::mean 0.948518 # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::stdev 0.221299 # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::0 46816690152 5.16% 5.16% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::1 861256760620 94.84% 99.99% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::2 62690500 0.01% 100.00% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::3 511000 0.00% 100.00% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::4 1000 0.00% 100.00% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::total 908136653272 # Table walker pending requests distribution
system.cpu.itb.walker.walkPageSizes::4K 129197 98.85% 98.85% # Table walker page sizes translated
system.cpu.itb.walker.walkPageSizes::2M 1509 1.15% 100.00% # Table walker page sizes translated
system.cpu.itb.walker.walkPageSizes::total 130706 # Table walker page sizes translated
system.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst 178617 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total 178617 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst 130706 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total 130706 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total 309323 # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits 465622680 # ITB inst hits
system.cpu.itb.inst_misses 178617 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 11 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 63716 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 1209 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 62354 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 442443 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 465801297 # ITB inst accesses
system.cpu.itb.hits 465622680 # DTB hits
system.cpu.itb.misses 178617 # DTB misses
system.cpu.itb.accesses 465801297 # DTB accesses
system.cpu.numPwrStateTransitions 34330 # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples 17165 # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean 2940001446.310807 # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev 58531807829.842911 # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::underflows 7841 45.68% 45.68% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10 9288 54.11% 99.79% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::5e+10-1e+11 5 0.03% 99.82% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1e+11-1.5e+11 4 0.02% 99.84% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1.5e+11-2e+11 1 0.01% 99.85% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::2e+11-2.5e+11 2 0.01% 99.86% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::2.5e+11-3e+11 1 0.01% 99.87% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::3e+11-3.5e+11 2 0.01% 99.88% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::4.5e+11-5e+11 1 0.01% 99.88% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::5e+11-5.5e+11 1 0.01% 99.89% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::9.5e+11-1e+12 1 0.01% 99.90% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::overflows 18 0.10% 100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value 501 # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value 1988780762168 # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total 17165 # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON 1093565558075 # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED 50465124825925 # Cumulative time (in ticks) in various power states
system.cpu.numCycles 2187140442 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles 793785781 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 1302631708 # Number of instructions fetch has processed
system.cpu.fetch.Branches 292068322 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 175299129 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 1300965183 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 29519562 # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles 4657753 # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles 25879 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 11707627 # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles 1236073 # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles 927 # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines 465162073 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 6904477 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes 52597 # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples 2127139004 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 0.717629 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 1.134701 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 1399565872 65.80% 65.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 283601888 13.33% 79.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 89018844 4.18% 83.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 354952400 16.69% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 2127139004 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.133539 # Number of branch fetches per cycle
system.cpu.fetch.rate 0.595587 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 615428593 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 884736584 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 543030027 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 73193860 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 10749940 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 41477613 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 4067608 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 1417243244 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 33090232 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 10749940 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 678230325 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 91937865 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 569242294 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 557610269 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 219368311 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 1392930802 # Number of instructions processed by rename
system.cpu.rename.SquashedInsts 8136567 # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents 7440637 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 990068 # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents 1113298 # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents 139552598 # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents 22837 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 1342716381 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 2216807318 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 1652527627 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 1431919 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 1263732146 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 78984232 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 44095214 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 39617186 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 160769192 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 224047664 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 198221089 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 12872997 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 11132343 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 1339626168 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 44413765 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 1369656198 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 4234304 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 74015451 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 42135581 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 368828 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 2127139004 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 0.643896 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 0.914248 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 1274738634 59.93% 59.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 452592629 21.28% 81.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 292740987 13.76% 94.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 96714663 4.55% 99.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 10322849 0.49% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 29242 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 5 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 2127139004 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 74109343 33.81% 33.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 90161 0.04% 33.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 26765 0.01% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc 458 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 59034015 26.93% 60.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 85210307 38.88% 99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead 64791 0.03% 99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite 640346 0.29% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 31 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 946221695 69.08% 69.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 2942835 0.21% 69.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 130438 0.01% 69.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 381 0.00% 69.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 15 0.00% 69.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 24 0.00% 69.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 69.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc 0 0.00% 69.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 69.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc 112188 0.01% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 223953856 16.35% 85.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 195515958 14.27% 99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead 118365 0.01% 99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite 660412 0.05% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 1369656198 # Type of FU issued
system.cpu.iq.rate 0.626231 # Inst issue rate
system.cpu.iq.fu_busy_cnt 219176186 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.160023 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 5087371498 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 1457327579 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 1347394357 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 2490391 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 913879 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 884967 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 1587235373 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 1596980 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 5732534 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 17426729 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 22539 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 187787 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 8018407 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 3639533 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 2053743 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 10749940 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 12646274 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 5267578 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 1384326807 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 224047664 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 198221089 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 39077844 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 183202 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 4894696 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 187787 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 4060868 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 6118781 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 10179649 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 1355949241 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 219017773 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 12300796 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 286874 # number of nop insts executed
system.cpu.iew.exec_refs 412797364 # number of memory reference insts executed
system.cpu.iew.exec_branches 257488143 # Number of branches executed
system.cpu.iew.exec_stores 193779591 # Number of stores executed
system.cpu.iew.exec_rate 0.619964 # Inst execution rate
system.cpu.iew.wb_sent 1349320641 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 1348279324 # cumulative count of insts written-back
system.cpu.iew.wb_producers 576318139 # num instructions producing a value
system.cpu.iew.wb_consumers 948680474 # num instructions consuming a value
system.cpu.iew.wb_rate 0.616458 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.607494 # average fanout of values written-back
system.cpu.commit.commitSquashedInsts 63090267 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 44044937 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 9703294 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 2112894773 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 0.620014 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 1.265043 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 1431908907 67.77% 67.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 397571073 18.82% 86.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 150815124 7.14% 93.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 44594147 2.11% 95.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 36107553 1.71% 97.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 18031210 0.85% 98.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 11307158 0.54% 98.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 5865302 0.28% 99.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 16694299 0.79% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 2112894773 # Number of insts commited each cycle
system.cpu.commit.committedInsts 1114574366 # Number of instructions committed
system.cpu.commit.committedOps 1310024478 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 396823616 # Number of memory references committed
system.cpu.commit.loads 206620934 # Number of loads committed
system.cpu.commit.membars 9197183 # Number of memory barriers committed
system.cpu.commit.branches 249169048 # Number of branches committed
system.cpu.commit.fp_insts 873305 # Number of committed floating point instructions.
system.cpu.commit.int_insts 1197213012 # Number of committed integer instructions.
system.cpu.commit.function_calls 31117535 # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu 910437285 69.50% 69.50% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult 2553089 0.19% 69.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv 104752 0.01% 69.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd 8 0.00% 69.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp 13 0.00% 69.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt 21 0.00% 69.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult 0 0.00% 69.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc 0 0.00% 69.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv 0 0.00% 69.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc 105694 0.01% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead 206508219 15.76% 85.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite 189547828 14.47% 99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead 112715 0.01% 99.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite 654854 0.05% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total 1310024478 # Class of committed instruction
system.cpu.commit.bw_lim_events 16694299 # number cycles where commit BW limit reached
system.cpu.rob.rob_reads 3459813368 # The number of ROB reads
system.cpu.rob.rob_writes 2760364536 # The number of ROB writes
system.cpu.timesIdled 9090851 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 60001438 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles 100930240360 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts 1114574366 # Number of Instructions Simulated
system.cpu.committedOps 1310024478 # Number of Ops (including micro ops) Simulated
system.cpu.cpi 1.962310 # CPI: Cycles Per Instruction
system.cpu.cpi_total 1.962310 # CPI: Total CPI of All Threads
system.cpu.ipc 0.509603 # IPC: Instructions Per Cycle
system.cpu.ipc_total 0.509603 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 1610546046 # number of integer regfile reads
system.cpu.int_regfile_writes 949011498 # number of integer regfile writes
system.cpu.fp_regfile_reads 1420249 # number of floating regfile reads
system.cpu.fp_regfile_writes 762248 # number of floating regfile writes
system.cpu.cc_regfile_reads 314797086 # number of cc regfile reads
system.cpu.cc_regfile_writes 315669715 # number of cc regfile writes
system.cpu.misc_regfile_reads 3475493523 # number of misc regfile reads
system.cpu.misc_regfile_writes 44962873 # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements 13773422 # number of replacements
system.cpu.dcache.tags.tagsinuse 511.982216 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 363599894 # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs 13773934 # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs 26.397679 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 1801582500 # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 511.982216 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data 0.999965 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.999965 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0 91 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1 391 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2 30 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses 1610515756 # Number of tag accesses
system.cpu.dcache.tags.data_accesses 1610515756 # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data 188193818 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 188193818 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 164381838 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 164381838 # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data 464944 # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total 464944 # number of SoftPFReq hits
system.cpu.dcache.WriteLineReq_hits::cpu.data 334105 # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total 334105 # number of WriteLineReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 4846159 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 4846159 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 5335614 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 5335614 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 352909761 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 352909761 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 353374705 # number of overall hits
system.cpu.dcache.overall_hits::total 353374705 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 12874356 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 12874356 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 18866989 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 18866989 # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data 2064832 # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total 2064832 # number of SoftPFReq misses
system.cpu.dcache.WriteLineReq_misses::cpu.data 1271634 # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total 1271634 # number of WriteLineReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 551153 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 551153 # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data 8 # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total 8 # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data 33012979 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 33012979 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 35077811 # number of overall misses
system.cpu.dcache.overall_misses::total 35077811 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 223063102000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 223063102000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 1108624638487 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1108624638487 # number of WriteReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::cpu.data 30055916196 # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total 30055916196 # number of WriteLineReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 9351183000 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 9351183000 # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 285500 # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total 285500 # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1361743656683 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1361743656683 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1361743656683 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1361743656683 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 201068174 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 201068174 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 183248827 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 183248827 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data 2529776 # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total 2529776 # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::cpu.data 1605739 # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total 1605739 # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 5397312 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 5397312 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 5335622 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 5335622 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 385922740 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 385922740 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 388452516 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 388452516 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.064030 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.064030 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.102958 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.102958 # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.816211 # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total 0.816211 # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::cpu.data 0.791931 # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total 0.791931 # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.102116 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.102116 # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000001 # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total 0.000001 # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.085543 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.085543 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.090301 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.090301 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 17326.156120 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17326.156120 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 58760.019338 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58760.019338 # average WriteReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::cpu.data 23635.665762 # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 23635.665762 # average WriteLineReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 16966.582782 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 16966.582782 # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 35687.500000 # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 35687.500000 # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 41248.736041 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41248.736041 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 38820.656645 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38820.656645 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 28867036 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 2109714 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 13.682914 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks 10417036 # number of writebacks
system.cpu.dcache.writebacks::total 10417036 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 5763320 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 5763320 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 15767233 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 15767233 # number of WriteReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::cpu.data 7067 # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::total 7067 # number of WriteLineReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 267203 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 267203 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 21537620 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 21537620 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 21537620 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 21537620 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7111036 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 7111036 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 3099756 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 3099756 # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 2058030 # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total 2058030 # number of SoftPFReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::cpu.data 1264567 # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total 1264567 # number of WriteLineReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 283950 # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total 283950 # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 8 # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total 8 # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 11475359 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 11475359 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 13533389 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 13533389 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data 33692 # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total 33692 # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data 33703 # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total 33703 # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data 67395 # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total 67395 # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 117823858000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 117823858000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 163535842014 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 163535842014 # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 34754745000 # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 34754745000 # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::cpu.data 28487682196 # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 28487682196 # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 4220692000 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 4220692000 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 277500 # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 277500 # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 309847382210 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 309847382210 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 344602127210 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 344602127210 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 6225657500 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 6225657500 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 6225657500 # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total 6225657500 # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.035366 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.035366 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.016916 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.016916 # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.813523 # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.813523 # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::cpu.data 0.787530 # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total 0.787530 # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.052610 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.052610 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000001 # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000001 # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.029735 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.029735 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.034839 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.034839 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 16569.155043 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16569.155043 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52757.649961 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52757.649961 # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 16887.385024 # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 16887.385024 # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::cpu.data 22527.617909 # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 22527.617909 # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 14864.208487 # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14864.208487 # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 34687.500000 # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 34687.500000 # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 27001.105779 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27001.105779 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 25463.106633 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25463.106633 # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 184781.476315 # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 184781.476315 # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 92375.658432 # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 92375.658432 # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements 16948036 # number of replacements
system.cpu.icache.tags.tagsinuse 511.953468 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 447400638 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 16948548 # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs 26.397579 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 13767456500 # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 511.953468 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.999909 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.999909 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0 120 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1 286 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2 106 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses 482089545 # Number of tag accesses
system.cpu.icache.tags.data_accesses 482089545 # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst 447400638 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 447400638 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 447400638 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 447400638 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 447400638 # number of overall hits
system.cpu.icache.overall_hits::total 447400638 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 17740135 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 17740135 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 17740135 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 17740135 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 17740135 # number of overall misses
system.cpu.icache.overall_misses::total 17740135 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 237745686369 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 237745686369 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 237745686369 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 237745686369 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 237745686369 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 237745686369 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 465140773 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 465140773 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 465140773 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 465140773 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 465140773 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 465140773 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.038139 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.038139 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.038139 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.038139 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.038139 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.038139 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13401.571429 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13401.571429 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13401.571429 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13401.571429 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13401.571429 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13401.571429 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 22866 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 1431 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 15.979036 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks 16948036 # number of writebacks
system.cpu.icache.writebacks::total 16948036 # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 791363 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 791363 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 791363 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 791363 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 791363 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 791363 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 16948772 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 16948772 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 16948772 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 16948772 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 16948772 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 16948772 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_uncacheable::cpu.inst 21294 # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total 21294 # number of ReadReq MSHR uncacheable
system.cpu.icache.overall_mshr_uncacheable_misses::cpu.inst 21294 # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total 21294 # number of overall MSHR uncacheable misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 213645244880 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 213645244880 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 213645244880 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 213645244880 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 213645244880 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 213645244880 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 1752662500 # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 1752662500 # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 1752662500 # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total 1752662500 # number of overall MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.036438 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.036438 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.036438 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.036438 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.036438 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.036438 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12605.352463 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12605.352463 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12605.352463 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12605.352463 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12605.352463 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12605.352463 # average overall mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst 82307.809712 # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 82307.809712 # average ReadReq mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst 82307.809712 # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 82307.809712 # average overall mshr uncacheable latency
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.replacements 2368264 # number of replacements
system.cpu.l2cache.tags.tagsinuse 65438.912903 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 59342443 # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs 2431405 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs 24.406647 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 2677802000 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 9464.122529 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 393.883765 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 433.035779 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst 6680.528058 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data 48467.342772 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.144411 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.006010 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.006608 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.101937 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.739553 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.998519 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1023 252 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_blocks::1024 62889 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1023::3 4 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1023::4 248 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 51 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 338 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1015 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3 5647 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 55838 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1023 0.003845 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.959610 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses 508088213 # Number of tag accesses
system.cpu.l2cache.tags.data_accesses 508088213 # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 1306072 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 309439 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 1615511 # number of ReadReq hits
system.cpu.l2cache.WritebackDirty_hits::writebacks 10417036 # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total 10417036 # number of WritebackDirty hits
system.cpu.l2cache.WritebackClean_hits::writebacks 16945412 # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total 16945412 # number of WritebackClean hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data 39342 # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total 39342 # number of UpgradeReq hits
system.cpu.l2cache.SCUpgradeReq_hits::cpu.data 4 # number of SCUpgradeReq hits
system.cpu.l2cache.SCUpgradeReq_hits::total 4 # number of SCUpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 1735264 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 1735264 # number of ReadExReq hits
system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 16852583 # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_hits::total 16852583 # number of ReadCleanReq hits
system.cpu.l2cache.ReadSharedReq_hits::cpu.data 9020162 # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total 9020162 # number of ReadSharedReq hits
system.cpu.l2cache.InvalidateReq_hits::cpu.data 672287 # number of InvalidateReq hits
system.cpu.l2cache.InvalidateReq_hits::total 672287 # number of InvalidateReq hits
system.cpu.l2cache.demand_hits::cpu.dtb.walker 1306072 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.itb.walker 309439 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.inst 16852583 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 10755426 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 29223520 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.dtb.walker 1306072 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.itb.walker 309439 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.inst 16852583 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 10755426 # number of overall hits
system.cpu.l2cache.overall_hits::total 29223520 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 10647 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 8959 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 19606 # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses::cpu.data 4043 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total 4043 # number of UpgradeReq misses
system.cpu.l2cache.SCUpgradeReq_misses::cpu.data 4 # number of SCUpgradeReq misses
system.cpu.l2cache.SCUpgradeReq_misses::total 4 # number of SCUpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 1337553 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 1337553 # number of ReadExReq misses
system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 95970 # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_misses::total 95970 # number of ReadCleanReq misses
system.cpu.l2cache.ReadSharedReq_misses::cpu.data 416410 # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total 416410 # number of ReadSharedReq misses
system.cpu.l2cache.InvalidateReq_misses::cpu.data 592280 # number of InvalidateReq misses
system.cpu.l2cache.InvalidateReq_misses::total 592280 # number of InvalidateReq misses
system.cpu.l2cache.demand_misses::cpu.dtb.walker 10647 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.itb.walker 8959 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.inst 95970 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 1753963 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 1869539 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.dtb.walker 10647 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.itb.walker 8959 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.inst 95970 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 1753963 # number of overall misses
system.cpu.l2cache.overall_misses::total 1869539 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 1464838500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 979350000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 2444188500 # number of ReadReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 73726500 # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::total 73726500 # number of UpgradeReq miss cycles
system.cpu.l2cache.SCUpgradeReq_miss_latency::cpu.data 191000 # number of SCUpgradeReq miss cycles
system.cpu.l2cache.SCUpgradeReq_miss_latency::total 191000 # number of SCUpgradeReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 139978365500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 139978365500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 10559308500 # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::total 10559308500 # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 46880784000 # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total 46880784000 # number of ReadSharedReq miss cycles
system.cpu.l2cache.InvalidateReq_miss_latency::cpu.data 453500 # number of InvalidateReq miss cycles
system.cpu.l2cache.InvalidateReq_miss_latency::total 453500 # number of InvalidateReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 1464838500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 979350000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 10559308500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 186859149500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 199862646500 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 1464838500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 979350000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 10559308500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 186859149500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 199862646500 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 1316719 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 318398 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 1635117 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::writebacks 10417036 # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total 10417036 # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::writebacks 16945412 # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total 16945412 # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 43385 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 43385 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 8 # number of SCUpgradeReq accesses(hits+misses)
system.cpu.l2cache.SCUpgradeReq_accesses::total 8 # number of SCUpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 3072817 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 3072817 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 16948553 # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::total 16948553 # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 9436572 # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total 9436572 # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.InvalidateReq_accesses::cpu.data 1264567 # number of InvalidateReq accesses(hits+misses)
system.cpu.l2cache.InvalidateReq_accesses::total 1264567 # number of InvalidateReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.dtb.walker 1316719 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.itb.walker 318398 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.inst 16948553 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 12509389 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 31093059 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.dtb.walker 1316719 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.itb.walker 318398 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 16948553 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 12509389 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 31093059 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.008086 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.028138 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.011991 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.093189 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total 0.093189 # miss rate for UpgradeReq accesses
system.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data 0.500000 # miss rate for SCUpgradeReq accesses
system.cpu.l2cache.SCUpgradeReq_miss_rate::total 0.500000 # miss rate for SCUpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.435286 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.435286 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.005662 # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.005662 # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.044127 # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.044127 # miss rate for ReadSharedReq accesses
system.cpu.l2cache.InvalidateReq_miss_rate::cpu.data 0.468366 # miss rate for InvalidateReq accesses
system.cpu.l2cache.InvalidateReq_miss_rate::total 0.468366 # miss rate for InvalidateReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.008086 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.028138 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.005662 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.140212 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.060127 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.008086 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.028138 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.005662 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.140212 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.060127 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 137582.276698 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 109314.655654 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 124665.332041 # average ReadReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 18235.592382 # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 18235.592382 # average UpgradeReq miss latency
system.cpu.l2cache.SCUpgradeReq_avg_miss_latency::cpu.data 47750 # average SCUpgradeReq miss latency
system.cpu.l2cache.SCUpgradeReq_avg_miss_latency::total 47750 # average SCUpgradeReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 104652.574889 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 104652.574889 # average ReadExReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 110027.180369 # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 110027.180369 # average ReadCleanReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 112583.232871 # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 112583.232871 # average ReadSharedReq miss latency
system.cpu.l2cache.InvalidateReq_avg_miss_latency::cpu.data 0.765685 # average InvalidateReq miss latency
system.cpu.l2cache.InvalidateReq_avg_miss_latency::total 0.765685 # average InvalidateReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 137582.276698 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 109314.655654 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 110027.180369 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 106535.399835 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 106904.775188 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 137582.276698 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 109314.655654 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 110027.180369 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 106535.399835 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 106904.775188 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.writebacks::writebacks 2100679 # number of writebacks
system.cpu.l2cache.writebacks::total 2100679 # number of writebacks
system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 21 # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total 21 # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data 21 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 21 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data 21 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 21 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 10647 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 8959 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 19606 # number of ReadReq MSHR misses
system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 1 # number of CleanEvict MSHR misses
system.cpu.l2cache.CleanEvict_mshr_misses::total 1 # number of CleanEvict MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 4043 # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total 4043 # number of UpgradeReq MSHR misses
system.cpu.l2cache.SCUpgradeReq_mshr_misses::cpu.data 4 # number of SCUpgradeReq MSHR misses
system.cpu.l2cache.SCUpgradeReq_mshr_misses::total 4 # number of SCUpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 1337553 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 1337553 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 95970 # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::total 95970 # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 416389 # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total 416389 # number of ReadSharedReq MSHR misses
system.cpu.l2cache.InvalidateReq_mshr_misses::cpu.data 592280 # number of InvalidateReq MSHR misses
system.cpu.l2cache.InvalidateReq_mshr_misses::total 592280 # number of InvalidateReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 10647 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 8959 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 95970 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 1753942 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 1869518 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 10647 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 8959 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 95970 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 1753942 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 1869518 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_uncacheable::cpu.inst 21294 # number of ReadReq MSHR uncacheable
system.cpu.l2cache.ReadReq_mshr_uncacheable::cpu.data 33692 # number of ReadReq MSHR uncacheable
system.cpu.l2cache.ReadReq_mshr_uncacheable::total 54986 # number of ReadReq MSHR uncacheable
system.cpu.l2cache.WriteReq_mshr_uncacheable::cpu.data 33703 # number of WriteReq MSHR uncacheable
system.cpu.l2cache.WriteReq_mshr_uncacheable::total 33703 # number of WriteReq MSHR uncacheable
system.cpu.l2cache.overall_mshr_uncacheable_misses::cpu.inst 21294 # number of overall MSHR uncacheable misses
system.cpu.l2cache.overall_mshr_uncacheable_misses::cpu.data 67395 # number of overall MSHR uncacheable misses
system.cpu.l2cache.overall_mshr_uncacheable_misses::total 88689 # number of overall MSHR uncacheable misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 1358368500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 889760000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 2248128500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 77144500 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 77144500 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::cpu.data 181500 # number of SCUpgradeReq MSHR miss cycles
system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::total 181500 # number of SCUpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 126602809555 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 126602809555 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 9599588543 # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 9599588543 # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 42714761570 # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 42714761570 # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.InvalidateReq_mshr_miss_latency::cpu.data 12256085002 # number of InvalidateReq MSHR miss cycles
system.cpu.l2cache.InvalidateReq_mshr_miss_latency::total 12256085002 # number of InvalidateReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 1358368500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 889760000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 9599588543 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 169317571125 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 181165288168 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 1358368500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 889760000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 9599588543 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 169317571125 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 181165288168 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 1486487500 # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 5804371500 # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 7290859000 # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 1486487500 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 5804371500 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::total 7290859000 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.008086 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.028138 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.011991 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.093189 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.093189 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::cpu.data 0.500000 # mshr miss rate for SCUpgradeReq accesses
system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.500000 # mshr miss rate for SCUpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.435286 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.435286 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.005662 # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.005662 # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.044125 # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.044125 # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.InvalidateReq_mshr_miss_rate::cpu.data 0.468366 # mshr miss rate for InvalidateReq accesses
system.cpu.l2cache.InvalidateReq_mshr_miss_rate::total 0.468366 # mshr miss rate for InvalidateReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.008086 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.028138 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.005662 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.140210 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.060127 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.008086 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.028138 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.005662 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.140210 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.060127 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 127582.276698 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 99314.655654 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 114665.332041 # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 19081.004205 # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 19081.004205 # average UpgradeReq mshr miss latency
system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu.data 45375 # average SCUpgradeReq mshr miss latency
system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 45375 # average SCUpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 94652.555491 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 94652.555491 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 100026.972418 # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 100026.972418 # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 102583.789605 # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 102583.789605 # average ReadSharedReq mshr miss latency
system.cpu.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu.data 20693.059030 # average InvalidateReq mshr miss latency
system.cpu.l2cache.InvalidateReq_avg_mshr_miss_latency::total 20693.059030 # average InvalidateReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 127582.276698 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 99314.655654 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 100026.972418 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 96535.444801 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 96904.810849 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 127582.276698 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 99314.655654 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 100026.972418 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 96535.444801 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 96904.810849 # average overall mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst 69807.809712 # average ReadReq mshr uncacheable latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 172277.439748 # average ReadReq mshr uncacheable latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 132594.824137 # average ReadReq mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.inst 69807.809712 # average overall mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 86124.660583 # average overall mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total 82207.026802 # average overall mshr uncacheable latency
system.cpu.toL2Bus.snoop_filter.tot_requests 62411777 # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_requests 31689071 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_requests 3474 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.tot_snoops 2067 # Total number of snoops made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops 2067 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.cpu.toL2Bus.trans_dist::ReadReq 2264077 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadResp 28650207 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteReq 33703 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteResp 33703 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackDirty 12517715 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackClean 16948036 # Transaction distribution
system.cpu.toL2Bus.trans_dist::CleanEvict 3623971 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeReq 43388 # Transaction distribution
system.cpu.toL2Bus.trans_dist::SCUpgradeReq 8 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeResp 43396 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 3072817 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 3072817 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadCleanReq 16948772 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq 9438927 # Transaction distribution
system.cpu.toL2Bus.trans_dist::InvalidateReq 1295442 # Transaction distribution
system.cpu.toL2Bus.trans_dist::InvalidateResp 1264567 # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 50887949 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 41543699 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 787064 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 3057144 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total 96275856 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2169722400 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 1467531890 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 2547184 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 10533752 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total 3650335226 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.snoops 2976479 # Total snoops (count)
system.cpu.toL2Bus.snoopTraffic 139099568 # Total snoop traffic (bytes)
system.cpu.toL2Bus.snoop_fanout::samples 35465406 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean 0.026221 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev 0.159793 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0 34535454 97.38% 97.38% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1 929952 2.62% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total 35465406 # Request fanout histogram
system.cpu.toL2Bus.reqLayer0.occupancy 59274617984 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%)
system.cpu.toL2Bus.snoopLayer0.occupancy 1490379 # Layer occupancy (ticks)
system.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy 25454807175 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 19473878402 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer2.occupancy 469039231 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer3.occupancy 1741050209 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%)
system.iobus.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq 40296 # Transaction distribution
system.iobus.trans_dist::ReadResp 40296 # Transaction distribution
system.iobus.trans_dist::WriteReq 136571 # Transaction distribution
system.iobus.trans_dist::WriteResp 136571 # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 47822 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 14 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio 434 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 24 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 29548 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 44750 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total 122704 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 230950 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total 230950 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side 80 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ethernet.dma::total 80 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total 353734 # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 47842 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 28 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio 634 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 48 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 17558 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 89500 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total 155834 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7334232 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total 7334232 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side 2086 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ethernet.dma::total 2086 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total 7492152 # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy 41892500 # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer1.occupancy 10500 # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer2.occupancy 344000 # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer3.occupancy 9500 # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer4.occupancy 9500 # Layer occupancy (ticks)
system.iobus.reqLayer4.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer10.occupancy 9500 # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer13.occupancy 9500 # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer14.occupancy 9500 # Layer occupancy (ticks)
system.iobus.reqLayer14.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer15.occupancy 9500 # Layer occupancy (ticks)
system.iobus.reqLayer15.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer16.occupancy 14500 # Layer occupancy (ticks)
system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer17.occupancy 10000 # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer23.occupancy 25201500 # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer24.occupancy 36497000 # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer25.occupancy 569294464 # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer0.occupancy 92800000 # Layer occupancy (ticks)
system.iobus.respLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer3.occupancy 147710000 # Layer occupancy (ticks)
system.iobus.respLayer3.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer4.occupancy 170000 # Layer occupancy (ticks)
system.iobus.respLayer4.utilization 0.0 # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements 115456 # number of replacements
system.iocache.tags.tagsinuse 10.450363 # Cycle average of tags in use
system.iocache.tags.total_refs 3 # Total number of references to valid blocks.
system.iocache.tags.sampled_refs 115472 # Sample count of references to valid blocks.
system.iocache.tags.avg_refs 0.000026 # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle 13091904207000 # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ethernet 3.528284 # Average occupied blocks per requestor
system.iocache.tags.occ_blocks::realview.ide 6.922079 # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ethernet 0.220518 # Average percentage of cache occupancy
system.iocache.tags.occ_percent::realview.ide 0.432630 # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total 0.653148 # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses 1039632 # Number of tag accesses
system.iocache.tags.data_accesses 1039632 # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::realview.ethernet 37 # number of ReadReq misses
system.iocache.ReadReq_misses::realview.ide 8811 # number of ReadReq misses
system.iocache.ReadReq_misses::total 8848 # number of ReadReq misses
system.iocache.WriteReq_misses::realview.ethernet 3 # number of WriteReq misses
system.iocache.WriteReq_misses::total 3 # number of WriteReq misses
system.iocache.WriteLineReq_misses::realview.ide 106664 # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total 106664 # number of WriteLineReq misses
system.iocache.demand_misses::realview.ethernet 40 # number of demand (read+write) misses
system.iocache.demand_misses::realview.ide 115475 # number of demand (read+write) misses
system.iocache.demand_misses::total 115515 # number of demand (read+write) misses
system.iocache.overall_misses::realview.ethernet 40 # number of overall misses
system.iocache.overall_misses::realview.ide 115475 # number of overall misses
system.iocache.overall_misses::total 115515 # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ethernet 5085500 # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::realview.ide 1862993006 # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total 1868078506 # number of ReadReq miss cycles
system.iocache.WriteReq_miss_latency::realview.ethernet 351000 # number of WriteReq miss cycles
system.iocache.WriteReq_miss_latency::total 351000 # number of WriteReq miss cycles
system.iocache.WriteLineReq_miss_latency::realview.ide 13281113958 # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total 13281113958 # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::realview.ethernet 5436500 # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::realview.ide 15144106964 # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total 15149543464 # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ethernet 5436500 # number of overall miss cycles
system.iocache.overall_miss_latency::realview.ide 15144106964 # number of overall miss cycles
system.iocache.overall_miss_latency::total 15149543464 # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ethernet 37 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::realview.ide 8811 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total 8848 # number of ReadReq accesses(hits+misses)
system.iocache.WriteReq_accesses::realview.ethernet 3 # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_accesses::total 3 # number of WriteReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::realview.ide 106664 # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total 106664 # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ethernet 40 # number of demand (read+write) accesses
system.iocache.demand_accesses::realview.ide 115475 # number of demand (read+write) accesses
system.iocache.demand_accesses::total 115515 # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ethernet 40 # number of overall (read+write) accesses
system.iocache.overall_accesses::realview.ide 115475 # number of overall (read+write) accesses
system.iocache.overall_accesses::total 115515 # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ethernet 1 # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
system.iocache.WriteReq_miss_rate::realview.ethernet 1 # miss rate for WriteReq accesses
system.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses
system.iocache.WriteLineReq_miss_rate::realview.ide 1 # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total 1 # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::realview.ethernet 1 # miss rate for demand accesses
system.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses
system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ethernet 1 # miss rate for overall accesses
system.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses
system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ethernet 137445.945946 # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::realview.ide 211439.451368 # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 211130.030063 # average ReadReq miss latency
system.iocache.WriteReq_avg_miss_latency::realview.ethernet 117000 # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::total 117000 # average WriteReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::realview.ide 124513.556195 # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 124513.556195 # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::realview.ethernet 135912.500000 # average overall miss latency
system.iocache.demand_avg_miss_latency::realview.ide 131146.195835 # average overall miss latency
system.iocache.demand_avg_miss_latency::total 131147.846288 # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ethernet 135912.500000 # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 131146.195835 # average overall miss latency
system.iocache.overall_avg_miss_latency::total 131147.846288 # average overall miss latency
system.iocache.blocked_cycles::no_mshrs 44063 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 3506 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs 12.567884 # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.writebacks::writebacks 106630 # number of writebacks
system.iocache.writebacks::total 106630 # number of writebacks
system.iocache.ReadReq_mshr_misses::realview.ethernet 37 # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::realview.ide 8811 # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total 8848 # number of ReadReq MSHR misses
system.iocache.WriteReq_mshr_misses::realview.ethernet 3 # number of WriteReq MSHR misses
system.iocache.WriteReq_mshr_misses::total 3 # number of WriteReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::realview.ide 106664 # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total 106664 # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::realview.ethernet 40 # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::realview.ide 115475 # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total 115515 # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ethernet 40 # number of overall MSHR misses
system.iocache.overall_mshr_misses::realview.ide 115475 # number of overall MSHR misses
system.iocache.overall_mshr_misses::total 115515 # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ethernet 3235500 # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::realview.ide 1422443006 # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total 1425678506 # number of ReadReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_latency::realview.ethernet 201000 # number of WriteReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_latency::total 201000 # number of WriteReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::realview.ide 7941073224 # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total 7941073224 # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ethernet 3436500 # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide 9363516230 # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total 9366952730 # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ethernet 3436500 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide 9363516230 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total 9366952730 # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses
system.iocache.WriteReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total 1 # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::realview.ide 1 # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::realview.ide 1 # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 87445.945946 # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 161439.451368 # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 161130.030063 # average ReadReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency::realview.ethernet 67000 # average WriteReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency::total 67000 # average WriteReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 74449.422711 # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 74449.422711 # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ethernet 85912.500000 # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 81086.955878 # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 81088.626845 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ethernet 85912.500000 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 81086.955878 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 81088.626845 # average overall mshr miss latency
system.membus.snoop_filter.tot_requests 5064341 # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests 2518493 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests 2998 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq 54986 # Transaction distribution
system.membus.trans_dist::ReadResp 595799 # Transaction distribution
system.membus.trans_dist::WriteReq 33703 # Transaction distribution
system.membus.trans_dist::WriteResp 33703 # Transaction distribution
system.membus.trans_dist::WritebackDirty 2207309 # Transaction distribution
system.membus.trans_dist::CleanEvict 275154 # Transaction distribution
system.membus.trans_dist::UpgradeReq 4609 # Transaction distribution
system.membus.trans_dist::SCUpgradeReq 4 # Transaction distribution
system.membus.trans_dist::UpgradeResp 8 # Transaction distribution
system.membus.trans_dist::ReadExReq 1336997 # Transaction distribution
system.membus.trans_dist::ReadExResp 1336997 # Transaction distribution
system.membus.trans_dist::ReadSharedReq 540813 # Transaction distribution
system.membus.trans_dist::InvalidateReq 698937 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 122704 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.nvmem.port 58 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.gic.pio 6900 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 6748871 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::total 6878533 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 237677 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total 237677 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 7116210 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 155834 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.nvmem.port 420 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.gic.pio 13800 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 254375884 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::total 254545938 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 7253504 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total 7253504 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 261799442 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 2809 # Total snoops (count)
system.membus.snoopTraffic 179264 # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples 2670049 # Request fanout histogram
system.membus.snoop_fanout::mean 0.012702 # Request fanout histogram
system.membus.snoop_fanout::stdev 0.111987 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 2636133 98.73% 98.73% # Request fanout histogram
system.membus.snoop_fanout::1 33916 1.27% 100.00% # Request fanout histogram
system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 0 # Request fanout histogram
system.membus.snoop_fanout::max_value 1 # Request fanout histogram
system.membus.snoop_fanout::total 2670049 # Request fanout histogram
system.membus.reqLayer0.occupancy 104027000 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer1.occupancy 32500 # Layer occupancy (ticks)
system.membus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer2.occupancy 5600000 # Layer occupancy (ticks)
system.membus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer5.occupancy 14297533259 # Layer occupancy (ticks)
system.membus.reqLayer5.utilization 0.0 # Layer utilization (%)
system.membus.respLayer2.occupancy 10011316944 # Layer occupancy (ticks)
system.membus.respLayer2.utilization 0.0 # Layer utilization (%)
system.membus.respLayer3.occupancy 44794763 # Layer occupancy (ticks)
system.membus.respLayer3.utilization 0.0 # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.realview.clcd.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock 16667 # Clock period in ticks
system.realview.dcc.osc_ddr.clock 25000 # Clock period in ticks
system.realview.dcc.osc_hsbm.clock 25000 # Clock period in ticks
system.realview.dcc.osc_pxl.clock 42105 # Clock period in ticks
system.realview.dcc.osc_smb.clock 20000 # Clock period in ticks
system.realview.dcc.osc_sys.clock 16667 # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.realview.ethernet.txBytes 966 # Bytes Transmitted
system.realview.ethernet.txPackets 3 # Number of Packets Transmitted
system.realview.ethernet.txIpChecksums 0 # Number of tx IP Checksums done by device
system.realview.ethernet.txTcpChecksums 0 # Number of tx TCP Checksums done by device
system.realview.ethernet.txUdpChecksums 0 # Number of tx UDP Checksums done by device
system.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA
system.realview.ethernet.totBandwidth 150 # Total Bandwidth (bits/s)
system.realview.ethernet.totPackets 3 # Total Packets
system.realview.ethernet.totBytes 966 # Total Bytes
system.realview.ethernet.totPPS 0 # Total Tranmission Rate (packets/s)
system.realview.ethernet.txBandwidth 150 # Transmit Bandwidth (bits/s)
system.realview.ethernet.txPPS 0 # Packet Tranmission Rate (packets/s)
system.realview.ethernet.postedSwi 0 # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi 0 # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi 0 # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle 0 # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk 0 # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk 0 # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc 0 # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk 0 # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk 0 # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle 0 # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc 0 # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn 0 # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal 0 # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts 13 # number of posts to CPU
system.realview.ethernet.droppedPackets 0 # number of packets dropped
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.realview.ide.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock 42105 # Clock period in ticks
system.realview.mcc.osc_mcc.clock 20000 # Clock period in ticks
system.realview.mcc.osc_peripheral.clock 41667 # Clock period in ticks
system.realview.mcc.osc_system_bus.clock 41667 # Clock period in ticks
system.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.realview.timer0.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.realview.timer1.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 51558690384000 # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm 0 # number of arm instructions executed
system.cpu.kern.inst.quiesce 17165 # number of quiesce instructions executed
---------- End Simulation Statistics ----------
|