1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
|
---------- Begin Simulation Statistics ----------
sim_seconds 51.316243 # Number of seconds simulated
sim_ticks 51316242679000 # Number of ticks simulated
final_tick 51316242679000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 408194 # Simulator instruction rate (inst/s)
host_op_rate 479646 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 24400273917 # Simulator tick rate (ticks/s)
host_mem_usage 732460 # Number of bytes of host memory used
host_seconds 2103.10 # Real time elapsed on the host
sim_insts 858473131 # Number of instructions simulated
sim_ops 1008744567 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu0.dtb.walker 84032 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.itb.walker 93120 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.inst 2529588 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data 19493128 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.dtb.walker 22656 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.itb.walker 23808 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst 606400 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data 5209600 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.dtb.walker 35264 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.itb.walker 30848 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst 1545600 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data 6997952 # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.dtb.walker 75392 # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.itb.walker 63744 # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst 1527168 # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data 11329792 # Number of bytes read from this memory
system.physmem.bytes_read::realview.ide 446016 # Number of bytes read from this memory
system.physmem.bytes_read::total 50114108 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst 2529588 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst 606400 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst 1545600 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst 1527168 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 6208756 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 69736384 # Number of bytes written to this memory
system.physmem.bytes_written::cpu0.data 20580 # Number of bytes written to this memory
system.physmem.bytes_written::total 69756964 # Number of bytes written to this memory
system.physmem.num_reads::cpu0.dtb.walker 1313 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.itb.walker 1455 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.inst 79932 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data 304593 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.dtb.walker 354 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.itb.walker 372 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst 9475 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data 81400 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.dtb.walker 551 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.itb.walker 482 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst 24150 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data 109343 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.dtb.walker 1178 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.itb.walker 996 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst 23862 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data 177028 # Number of read requests responded to by this memory
system.physmem.num_reads::realview.ide 6969 # Number of read requests responded to by this memory
system.physmem.num_reads::total 823453 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 1089631 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data 2573 # Number of write requests responded to by this memory
system.physmem.num_writes::total 1092204 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.dtb.walker 1638 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.itb.walker 1815 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.inst 49294 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data 379863 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.dtb.walker 441 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.itb.walker 464 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst 11817 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data 101520 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.dtb.walker 687 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.itb.walker 601 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst 30119 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data 136369 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.dtb.walker 1469 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.itb.walker 1242 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst 29760 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data 220784 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::realview.ide 8692 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 976574 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst 49294 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst 11817 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst 30119 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst 29760 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 120990 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 1358953 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu0.data 401 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 1359354 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 1358953 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.dtb.walker 1638 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.itb.walker 1815 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst 49294 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data 380264 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.dtb.walker 441 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.itb.walker 464 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst 11817 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data 101520 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.dtb.walker 687 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.itb.walker 601 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst 30119 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data 136369 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.dtb.walker 1469 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.itb.walker 1242 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst 29760 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data 220784 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::realview.ide 8692 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 2335928 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 433905 # Number of read requests accepted
system.physmem.writeReqs 477158 # Number of write requests accepted
system.physmem.readBursts 433905 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 477158 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 27751808 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 18112 # Total number of bytes read from write queue
system.physmem.bytesWritten 30536384 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 27769920 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 30538112 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 283 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 27002 # Per bank write bursts
system.physmem.perBankRdBursts::1 28908 # Per bank write bursts
system.physmem.perBankRdBursts::2 27684 # Per bank write bursts
system.physmem.perBankRdBursts::3 26367 # Per bank write bursts
system.physmem.perBankRdBursts::4 27601 # Per bank write bursts
system.physmem.perBankRdBursts::5 30822 # Per bank write bursts
system.physmem.perBankRdBursts::6 24976 # Per bank write bursts
system.physmem.perBankRdBursts::7 26194 # Per bank write bursts
system.physmem.perBankRdBursts::8 25034 # Per bank write bursts
system.physmem.perBankRdBursts::9 29693 # Per bank write bursts
system.physmem.perBankRdBursts::10 29082 # Per bank write bursts
system.physmem.perBankRdBursts::11 28850 # Per bank write bursts
system.physmem.perBankRdBursts::12 25459 # Per bank write bursts
system.physmem.perBankRdBursts::13 26397 # Per bank write bursts
system.physmem.perBankRdBursts::14 23675 # Per bank write bursts
system.physmem.perBankRdBursts::15 25878 # Per bank write bursts
system.physmem.perBankWrBursts::0 28116 # Per bank write bursts
system.physmem.perBankWrBursts::1 30181 # Per bank write bursts
system.physmem.perBankWrBursts::2 29513 # Per bank write bursts
system.physmem.perBankWrBursts::3 29673 # Per bank write bursts
system.physmem.perBankWrBursts::4 30639 # Per bank write bursts
system.physmem.perBankWrBursts::5 33377 # Per bank write bursts
system.physmem.perBankWrBursts::6 28958 # Per bank write bursts
system.physmem.perBankWrBursts::7 30258 # Per bank write bursts
system.physmem.perBankWrBursts::8 28970 # Per bank write bursts
system.physmem.perBankWrBursts::9 32487 # Per bank write bursts
system.physmem.perBankWrBursts::10 30224 # Per bank write bursts
system.physmem.perBankWrBursts::11 30351 # Per bank write bursts
system.physmem.perBankWrBursts::12 28039 # Per bank write bursts
system.physmem.perBankWrBursts::13 29604 # Per bank write bursts
system.physmem.perBankWrBursts::14 27578 # Per bank write bursts
system.physmem.perBankWrBursts::15 29163 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 15 # Number of times write queue was full causing retry
system.physmem.totGap 51315242398500 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 433905 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 477158 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 336122 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 66204 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 19124 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 8244 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 409 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 337 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 399 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 343 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 1036 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 299 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 309 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 126 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 125 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 95 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 89 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 84 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 80 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 79 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 68 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 47 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 3 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 578 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 573 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 568 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 564 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 562 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 555 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 555 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 548 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 547 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 545 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 546 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 543 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 543 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 539 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 541 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 10672 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 12705 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 21143 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 23364 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 25817 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 26681 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 27418 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 27969 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 29149 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 29101 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 30529 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 31266 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 29270 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 28851 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 29534 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 26977 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 26434 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 25831 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 612 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 513 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 393 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 330 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 276 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 256 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 226 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 187 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 205 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 283 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 209 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 226 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 176 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 219 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 183 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 190 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 160 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 187 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 119 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 144 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 126 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 125 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 136 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 129 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 121 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 82 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 93 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 79 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 76 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 31 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 48 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 269447 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 216.323596 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 135.007957 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 256.795343 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 129144 47.93% 47.93% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 70137 26.03% 73.96% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 24147 8.96% 82.92% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 12093 4.49% 87.41% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 8137 3.02% 90.43% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 4947 1.84% 92.26% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 4006 1.49% 93.75% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 2935 1.09% 94.84% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 13901 5.16% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 269447 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 25551 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 16.968847 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 13.943536 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-31 23836 93.29% 93.29% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::32-63 1606 6.29% 99.57% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::64-95 93 0.36% 99.94% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::96-127 3 0.01% 99.95% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::128-159 4 0.02% 99.96% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::192-223 1 0.00% 99.97% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::256-287 1 0.00% 99.97% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::352-383 1 0.00% 99.98% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::384-415 1 0.00% 99.98% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::416-447 2 0.01% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::448-479 1 0.00% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::704-735 1 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::928-959 1 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 25551 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 25551 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 18.673672 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 17.805610 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 9.967409 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::0-7 31 0.12% 0.12% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::8-15 43 0.17% 0.29% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16-23 23775 93.05% 93.34% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::24-31 652 2.55% 95.89% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::32-39 518 2.03% 97.92% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::40-47 117 0.46% 98.38% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::48-55 66 0.26% 98.63% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::56-63 48 0.19% 98.82% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::64-71 173 0.68% 99.50% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::72-79 30 0.12% 99.62% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::80-87 11 0.04% 99.66% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::88-95 4 0.02% 99.68% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::96-103 7 0.03% 99.70% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::104-111 14 0.05% 99.76% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::112-119 8 0.03% 99.79% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::120-127 9 0.04% 99.82% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::128-135 10 0.04% 99.86% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::136-143 4 0.02% 99.88% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::144-151 6 0.02% 99.90% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::152-159 4 0.02% 99.92% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::160-167 4 0.02% 99.93% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::168-175 3 0.01% 99.95% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::176-183 3 0.01% 99.96% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::184-191 1 0.00% 99.96% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::192-199 1 0.00% 99.96% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::200-207 1 0.00% 99.97% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::216-223 1 0.00% 99.97% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::224-231 1 0.00% 99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::240-247 1 0.00% 99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::248-255 1 0.00% 99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::256-263 2 0.01% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::272-279 1 0.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::352-359 1 0.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 25551 # Writes before turning the bus around for reads
system.physmem.totQLat 8250184127 # Total ticks spent queuing
system.physmem.totMemAccLat 16380596627 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 2168110000 # Total ticks spent in databus transfers
system.physmem.avgQLat 19026.21 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 37776.21 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 0.54 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 0.60 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 0.54 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 0.60 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 0.01 # Data bus utilization in percentage
system.physmem.busUtilRead 0.00 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing
system.physmem.avgWrQLen 7.94 # Average write queue length when enqueuing
system.physmem.readRowHits 319229 # Number of row buffer hits during reads
system.physmem.writeRowHits 322075 # Number of row buffer hits during writes
system.physmem.readRowHitRate 73.62 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 67.50 # Row buffer hit rate for writes
system.physmem.avgGap 56324581.72 # Average gap between requests
system.physmem.pageHitRate 70.41 # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy 1046092320 # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy 569142750 # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy 1712513400 # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy 1559833200 # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy 3312965298240 # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy 1175245195320 # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy 29690777078250 # Energy for precharge background per rank (pJ)
system.physmem_0.totalEnergy 34183875153480 # Total energy per rank (pJ)
system.physmem_0.averagePower 667.616999 # Core power per rank (mW)
system.physmem_0.memoryStateTime::IDLE 48913778839190 # Time in different power states
system.physmem_0.memoryStateTime::REF 1693745040000 # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_0.memoryStateTime::ACT 115773933810 # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states
system.physmem_1.actEnergy 990927000 # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy 539141625 # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy 1669683600 # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy 1531975680 # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy 3312965298240 # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy 1172484635445 # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy 29689595916750 # Energy for precharge background per rank (pJ)
system.physmem_1.totalEnergy 34179777578340 # Total energy per rank (pJ)
system.physmem_1.averagePower 667.615263 # Core power per rank (mW)
system.physmem_1.memoryStateTime::IDLE 48917806002648 # Time in different power states
system.physmem_1.memoryStateTime::REF 1693745040000 # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_1.memoryStateTime::ACT 111730336352 # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states
system.realview.nvmem.bytes_read::cpu0.inst 96 # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu0.data 36 # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total 132 # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu0.inst 96 # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total 96 # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu0.inst 24 # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu0.data 5 # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total 29 # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu0.inst 2 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu0.data 1 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total 3 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu0.inst 2 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total 2 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.inst 2 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.data 1 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total 3 # Total bandwidth to/from this memory (bytes/s)
system.cf0.dma_read_full_pages 122 # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes 499712 # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs 122 # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages 1666 # Number of full page size DMA writes.
system.cf0.dma_write_bytes 6826496 # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs 1669 # Number of DMA write transactions.
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu0.dtb.walker.walks 91119 # Table walker walks requested
system.cpu0.dtb.walker.walksLong 91119 # Table walker walks initiated with long descriptors
system.cpu0.dtb.walker.walkWaitTime::samples 91119 # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::0 91119 100.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::total 91119 # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walksPending::samples 392500671624 # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::mean 1.508107 # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::0 -199432260126 -50.81% -50.81% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::1 591932931750 150.81% 100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::total 392500671624 # Table walker pending requests distribution
system.cpu0.dtb.walker.walkPageSizes::4K 66569 84.97% 84.97% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::2M 11779 15.03% 100.00% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::total 78348 # Table walker page sizes translated
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data 91119 # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total 91119 # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data 78348 # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total 78348 # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total 169467 # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits 0 # ITB inst hits
system.cpu0.dtb.inst_misses 0 # ITB inst misses
system.cpu0.dtb.read_hits 64520896 # DTB read hits
system.cpu0.dtb.read_misses 69076 # DTB read misses
system.cpu0.dtb.write_hits 58341415 # DTB write hits
system.cpu0.dtb.write_misses 22043 # DTB write misses
system.cpu0.dtb.flush_tlb 1192 # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid 16238 # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid 399 # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries 41149 # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults 2806 # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults 7502 # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses 64589972 # DTB read accesses
system.cpu0.dtb.write_accesses 58363458 # DTB write accesses
system.cpu0.dtb.inst_accesses 0 # ITB inst accesses
system.cpu0.dtb.hits 122862311 # DTB hits
system.cpu0.dtb.misses 91119 # DTB misses
system.cpu0.dtb.accesses 122953430 # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu0.itb.walker.walks 53727 # Table walker walks requested
system.cpu0.itb.walker.walksLong 53727 # Table walker walks initiated with long descriptors
system.cpu0.itb.walker.walkWaitTime::samples 53727 # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::0 53727 100.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::total 53727 # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walksPending::samples 392500671624 # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::mean 1.508219 # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::0 -199476179626 -50.82% -50.82% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::1 591976851250 150.82% 100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::total 392500671624 # Table walker pending requests distribution
system.cpu0.itb.walker.walkPageSizes::4K 46661 94.95% 94.95% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::2M 2481 5.05% 100.00% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::total 49142 # Table walker page sizes translated
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst 53727 # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total 53727 # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst 49142 # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total 49142 # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total 102869 # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits 342517055 # ITB inst hits
system.cpu0.itb.inst_misses 53727 # ITB inst misses
system.cpu0.itb.read_hits 0 # DTB read hits
system.cpu0.itb.read_misses 0 # DTB read misses
system.cpu0.itb.write_hits 0 # DTB write hits
system.cpu0.itb.write_misses 0 # DTB write misses
system.cpu0.itb.flush_tlb 1192 # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid 16238 # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid 399 # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries 28999 # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses 0 # DTB read accesses
system.cpu0.itb.write_accesses 0 # DTB write accesses
system.cpu0.itb.inst_accesses 342570782 # ITB inst accesses
system.cpu0.itb.hits 342517055 # DTB hits
system.cpu0.itb.misses 53727 # DTB misses
system.cpu0.itb.accesses 342570782 # DTB accesses
system.cpu0.numCycles 413468946 # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu0.kern.inst.arm 0 # number of arm instructions executed
system.cpu0.kern.inst.quiesce 16570 # number of quiesce instructions executed
system.cpu0.committedInsts 342362794 # Number of instructions committed
system.cpu0.committedOps 402636690 # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses 369953687 # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses 353210 # Number of float alu accesses
system.cpu0.num_func_calls 20646613 # number of times a function call or return occured
system.cpu0.num_conditional_control_insts 51970284 # number of instructions that are conditional controls
system.cpu0.num_int_insts 369953687 # number of integer instructions
system.cpu0.num_fp_insts 353210 # number of float instructions
system.cpu0.num_int_register_reads 539846960 # number of times the integer registers were read
system.cpu0.num_int_register_writes 293703337 # number of times the integer registers were written
system.cpu0.num_fp_register_reads 568892 # number of times the floating registers were read
system.cpu0.num_fp_register_writes 300360 # number of times the floating registers were written
system.cpu0.num_cc_register_reads 89273277 # number of times the CC registers were read
system.cpu0.num_cc_register_writes 89056803 # number of times the CC registers were written
system.cpu0.num_mem_refs 122937235 # number of memory refs
system.cpu0.num_load_insts 64579480 # Number of load instructions
system.cpu0.num_store_insts 58357755 # Number of store instructions
system.cpu0.num_idle_cycles 403595961.081611 # Number of idle cycles
system.cpu0.num_busy_cycles 9872984.918389 # Number of busy cycles
system.cpu0.not_idle_fraction 0.023878 # Percentage of non-idle cycles
system.cpu0.idle_fraction 0.976122 # Percentage of idle cycles
system.cpu0.Branches 76352356 # Number of branches fetched
system.cpu0.op_class::No_OpClass 0 0.00% 0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu 278960942 69.24% 69.24% # Class of executed instruction
system.cpu0.op_class::IntMult 898467 0.22% 69.46% # Class of executed instruction
system.cpu0.op_class::IntDiv 41470 0.01% 69.47% # Class of executed instruction
system.cpu0.op_class::FloatAdd 0 0.00% 69.47% # Class of executed instruction
system.cpu0.op_class::FloatCmp 0 0.00% 69.47% # Class of executed instruction
system.cpu0.op_class::FloatCvt 0 0.00% 69.47% # Class of executed instruction
system.cpu0.op_class::FloatMult 0 0.00% 69.47% # Class of executed instruction
system.cpu0.op_class::FloatDiv 0 0.00% 69.47% # Class of executed instruction
system.cpu0.op_class::FloatSqrt 0 0.00% 69.47% # Class of executed instruction
system.cpu0.op_class::SimdAdd 0 0.00% 69.47% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc 0 0.00% 69.47% # Class of executed instruction
system.cpu0.op_class::SimdAlu 0 0.00% 69.47% # Class of executed instruction
system.cpu0.op_class::SimdCmp 0 0.00% 69.47% # Class of executed instruction
system.cpu0.op_class::SimdCvt 0 0.00% 69.47% # Class of executed instruction
system.cpu0.op_class::SimdMisc 0 0.00% 69.47% # Class of executed instruction
system.cpu0.op_class::SimdMult 0 0.00% 69.47% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc 0 0.00% 69.47% # Class of executed instruction
system.cpu0.op_class::SimdShift 0 0.00% 69.47% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc 0 0.00% 69.47% # Class of executed instruction
system.cpu0.op_class::SimdSqrt 0 0.00% 69.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd 0 0.00% 69.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu 0 0.00% 69.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp 0 0.00% 69.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt 0 0.00% 69.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv 0 0.00% 69.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc 45104 0.01% 69.49% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult 0 0.00% 69.49% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc 0 0.00% 69.49% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt 0 0.00% 69.49% # Class of executed instruction
system.cpu0.op_class::MemRead 64579480 16.03% 85.51% # Class of executed instruction
system.cpu0.op_class::MemWrite 58357755 14.49% 100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu0.op_class::total 402883218 # Class of executed instruction
system.cpu0.dcache.tags.replacements 9811129 # number of replacements
system.cpu0.dcache.tags.tagsinuse 511.999716 # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs 296592840 # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs 9811641 # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs 30.228668 # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle 33050500 # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data 495.870770 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu1.data 4.381737 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu2.data 5.192700 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu3.data 6.554509 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data 0.968498 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu1.data 0.008558 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu2.data 0.010142 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu3.data 0.012802 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total 0.999999 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0 170 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1 326 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2 16 # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses 1256795104 # Number of tag accesses
system.cpu0.dcache.tags.data_accesses 1256795104 # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data 60226997 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::cpu1.data 19487622 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::cpu2.data 26552483 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::cpu3.data 46438516 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total 152705618 # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data 55178222 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu1.data 17776476 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu2.data 23635965 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu3.data 39304314 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total 135894977 # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data 162747 # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu1.data 47920 # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu2.data 80030 # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu3.data 112762 # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total 403459 # number of SoftPFReq hits
system.cpu0.dcache.WriteLineReq_hits::cpu0.data 128939 # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_hits::cpu1.data 43352 # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_hits::cpu2.data 57616 # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_hits::cpu3.data 100015 # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_hits::total 329922 # number of WriteLineReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 1452193 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 455982 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu2.data 583951 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu3.data 952022 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total 3444148 # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data 1544925 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu1.data 494526 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu2.data 631378 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu3.data 1099805 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total 3770634 # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data 115534158 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu1.data 37307450 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu2.data 50246064 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu3.data 85842845 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total 288930517 # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data 115696905 # number of overall hits
system.cpu0.dcache.overall_hits::cpu1.data 37355370 # number of overall hits
system.cpu0.dcache.overall_hits::cpu2.data 50326094 # number of overall hits
system.cpu0.dcache.overall_hits::cpu3.data 85955607 # number of overall hits
system.cpu0.dcache.overall_hits::total 289333976 # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data 2119141 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu1.data 646622 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu2.data 956573 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu3.data 3413419 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total 7135755 # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data 824381 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu1.data 254255 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu2.data 649910 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu3.data 3547380 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total 5275926 # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data 507242 # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu1.data 136623 # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu2.data 211405 # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu3.data 339128 # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total 1194398 # number of SoftPFReq misses
system.cpu0.dcache.WriteLineReq_misses::cpu0.data 658327 # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_misses::cpu1.data 110099 # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_misses::cpu2.data 158553 # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_misses::cpu3.data 301342 # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_misses::total 1228321 # number of WriteLineReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 93463 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 38738 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu2.data 47683 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu3.data 182809 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total 362693 # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu3.data 9 # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total 9 # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data 3601849 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu1.data 1010976 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu2.data 1765036 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu3.data 7262141 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total 13640002 # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data 4109091 # number of overall misses
system.cpu0.dcache.overall_misses::cpu1.data 1147599 # number of overall misses
system.cpu0.dcache.overall_misses::cpu2.data 1976441 # number of overall misses
system.cpu0.dcache.overall_misses::cpu3.data 7601269 # number of overall misses
system.cpu0.dcache.overall_misses::total 14834400 # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 9793359500 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::cpu2.data 15230666500 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::cpu3.data 50513918000 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 75537944000 # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 7272358500 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu2.data 18053796000 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu3.data 96990581909 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 122316736409 # number of WriteReq miss cycles
system.cpu0.dcache.WriteLineReq_miss_latency::cpu1.data 1773607500 # number of WriteLineReq miss cycles
system.cpu0.dcache.WriteLineReq_miss_latency::cpu2.data 2664287500 # number of WriteLineReq miss cycles
system.cpu0.dcache.WriteLineReq_miss_latency::cpu3.data 5725219049 # number of WriteLineReq miss cycles
system.cpu0.dcache.WriteLineReq_miss_latency::total 10163114049 # number of WriteLineReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 551392000 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu2.data 676206000 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu3.data 2266593000 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total 3494191000 # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu3.data 213500 # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total 213500 # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu1.data 18839325500 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::cpu2.data 35948750000 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::cpu3.data 153229718958 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 208017794458 # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu1.data 18839325500 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::cpu2.data 35948750000 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::cpu3.data 153229718958 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 208017794458 # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data 62346138 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu1.data 20134244 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu2.data 27509056 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu3.data 49851935 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total 159841373 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data 56002603 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu1.data 18030731 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu2.data 24285875 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu3.data 42851694 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total 141170903 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data 669989 # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu1.data 184543 # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu2.data 291435 # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu3.data 451890 # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total 1597857 # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_accesses::cpu0.data 787266 # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_accesses::cpu1.data 153451 # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_accesses::cpu2.data 216169 # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_accesses::cpu3.data 401357 # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_accesses::total 1558243 # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 1545656 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 494720 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu2.data 631634 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu3.data 1134831 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total 3806841 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 1544925 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 494526 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu2.data 631378 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu3.data 1099814 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total 3770643 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data 119136007 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu1.data 38318426 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu2.data 52011100 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu3.data 93104986 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total 302570519 # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data 119805996 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu1.data 38502969 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu2.data 52302535 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu3.data 93556876 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total 304168376 # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.033990 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.032116 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu2.data 0.034773 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu3.data 0.068471 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total 0.044643 # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.014720 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.014101 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu2.data 0.026761 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu3.data 0.082783 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total 0.037373 # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data 0.757090 # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu1.data 0.740332 # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu2.data 0.725393 # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu3.data 0.750466 # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total 0.747500 # miss rate for SoftPFReq accesses
system.cpu0.dcache.WriteLineReq_miss_rate::cpu0.data 0.836219 # miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_miss_rate::cpu1.data 0.717486 # miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_miss_rate::cpu2.data 0.733468 # miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_miss_rate::cpu3.data 0.750808 # miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_miss_rate::total 0.788273 # miss rate for WriteLineReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.060468 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.078303 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu2.data 0.075492 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu3.data 0.161089 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.095274 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu3.data 0.000008 # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total 0.000002 # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data 0.030233 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu1.data 0.026384 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu2.data 0.033936 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu3.data 0.077999 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total 0.045080 # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data 0.034298 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu1.data 0.029805 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu2.data 0.037789 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu3.data 0.081248 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total 0.048770 # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 15145.416488 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu2.data 15922.116242 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu3.data 14798.628003 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 10585.837658 # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 28602.617451 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu2.data 27778.917081 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu3.data 27341.469453 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 23183.937077 # average WriteReq miss latency
system.cpu0.dcache.WriteLineReq_avg_miss_latency::cpu1.data 16109.206260 # average WriteLineReq miss latency
system.cpu0.dcache.WriteLineReq_avg_miss_latency::cpu2.data 16803.765933 # average WriteLineReq miss latency
system.cpu0.dcache.WriteLineReq_avg_miss_latency::cpu3.data 18999.074304 # average WriteLineReq miss latency
system.cpu0.dcache.WriteLineReq_avg_miss_latency::total 8273.988680 # average WriteLineReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 14233.878879 # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 14181.280540 # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 12398.694813 # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 9634.018302 # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu3.data 23722.222222 # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 23722.222222 # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 18634.790044 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu2.data 20367.148319 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu3.data 21099.799489 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 15250.569205 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 16416.296546 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu2.data 18188.627943 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu3.data 20158.439197 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 14022.663165 # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs 9944782 # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets 9746 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs 902340 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets 268 # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs 11.021103 # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 36.365672 # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks 7599024 # number of writebacks
system.cpu0.dcache.writebacks::total 7599024 # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data 1975 # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::cpu2.data 105532 # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::cpu3.data 1864101 # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total 1971608 # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu1.data 21 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu2.data 285967 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu3.data 2944550 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total 3230538 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteLineReq_mshr_hits::cpu2.data 15 # number of WriteLineReq MSHR hits
system.cpu0.dcache.WriteLineReq_mshr_hits::cpu3.data 2055 # number of WriteLineReq MSHR hits
system.cpu0.dcache.WriteLineReq_mshr_hits::total 2070 # number of WriteLineReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu1.data 9000 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu2.data 10827 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu3.data 112609 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total 132436 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu1.data 1996 # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu2.data 391514 # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu3.data 4810706 # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total 5204216 # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu1.data 1996 # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu2.data 391514 # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu3.data 4810706 # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total 5204216 # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 644647 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::cpu2.data 851041 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::cpu3.data 1549318 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total 3045006 # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 254234 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu2.data 363943 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu3.data 602830 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total 1221007 # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu1.data 136623 # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu2.data 211302 # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu3.data 334293 # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total 682218 # number of SoftPFReq MSHR misses
system.cpu0.dcache.WriteLineReq_mshr_misses::cpu1.data 110099 # number of WriteLineReq MSHR misses
system.cpu0.dcache.WriteLineReq_mshr_misses::cpu2.data 158538 # number of WriteLineReq MSHR misses
system.cpu0.dcache.WriteLineReq_mshr_misses::cpu3.data 299287 # number of WriteLineReq MSHR misses
system.cpu0.dcache.WriteLineReq_mshr_misses::total 567924 # number of WriteLineReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 29738 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu2.data 36856 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu3.data 70200 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total 136794 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu3.data 9 # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total 9 # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu1.data 1008980 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu2.data 1373522 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu3.data 2451435 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total 4833937 # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu1.data 1145603 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu2.data 1584824 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu3.data 2785728 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total 5516155 # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu1.data 4882 # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu2.data 4749 # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu3.data 4953 # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total 14584 # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu1.data 4421 # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu2.data 4248 # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu3.data 4892 # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total 13561 # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu1.data 9303 # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu2.data 8997 # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu3.data 9845 # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total 28145 # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 9121433500 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu2.data 12645799500 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu3.data 23323825500 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 45091058500 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 7016829000 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu2.data 9574333500 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu3.data 17420995002 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 34012157502 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu1.data 2255733000 # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu2.data 2960339500 # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu3.data 4961141000 # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 10177213500 # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.WriteLineReq_mshr_miss_latency::cpu1.data 1663508500 # number of WriteLineReq MSHR miss cycles
system.cpu0.dcache.WriteLineReq_mshr_miss_latency::cpu2.data 2505341000 # number of WriteLineReq MSHR miss cycles
system.cpu0.dcache.WriteLineReq_mshr_miss_latency::cpu3.data 5348384049 # number of WriteLineReq MSHR miss cycles
system.cpu0.dcache.WriteLineReq_mshr_miss_latency::total 9517233549 # number of WriteLineReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 386430500 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data 476830000 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data 929349500 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 1792610000 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu3.data 204500 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 204500 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 17801771000 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu2.data 24725474000 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu3.data 46093204551 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 88620449551 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 20057504000 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu2.data 27685813500 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu3.data 51054345551 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 98797663051 # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 895533000 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data 849199000 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data 903591500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 2648323500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 895533000 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu2.data 849199000 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu3.data 903591500 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total 2648323500 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.032017 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.030937 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu3.data 0.031078 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.019050 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.014100 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.014986 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu3.data 0.014068 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.008649 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu1.data 0.740332 # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu2.data 0.725040 # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu3.data 0.739766 # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total 0.426958 # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.WriteLineReq_mshr_miss_rate::cpu1.data 0.717486 # mshr miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_mshr_miss_rate::cpu2.data 0.733398 # mshr miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_mshr_miss_rate::cpu3.data 0.745688 # mshr miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_mshr_miss_rate::total 0.364464 # mshr miss rate for WriteLineReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.060111 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data 0.058350 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data 0.061859 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.035934 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu3.data 0.000008 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.000002 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.026331 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu2.data 0.026408 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu3.data 0.026330 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total 0.015976 # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.029754 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu2.data 0.030301 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu3.data 0.029776 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total 0.018135 # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 14149.501200 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 14859.213011 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 15054.253226 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14808.200214 # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 27599.884359 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 26307.233550 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 28898.686200 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27855.825153 # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 16510.638765 # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data 14009.992807 # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data 14840.696634 # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 14917.831983 # average SoftPFReq mshr miss latency
system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::cpu1.data 15109.206260 # average WriteLineReq mshr miss latency
system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::cpu2.data 15802.779144 # average WriteLineReq mshr miss latency
system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::cpu3.data 17870.418859 # average WriteLineReq mshr miss latency
system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::total 16757.935127 # average WriteLineReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 12994.501984 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 12937.649229 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 13238.596866 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13104.449026 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 22722.222222 # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 22722.222222 # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 17643.333862 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu2.data 18001.512899 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu3.data 18802.539962 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18332.975699 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 17508.250240 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu2.data 17469.330033 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu3.data 18327.110741 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17910.603138 # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 183435.682098 # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data 178816.382396 # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data 182433.171815 # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 181591.024410 # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 96262.818446 # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data 94386.906747 # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data 91781.767395 # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 94095.700835 # average overall mshr uncacheable latency
system.cpu0.icache.tags.replacements 15904025 # number of replacements
system.cpu0.icache.tags.tagsinuse 511.975046 # Cycle average of tags in use
system.cpu0.icache.tags.total_refs 561201521 # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs 15904537 # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs 35.285625 # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle 9929825500 # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst 471.819191 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu1.inst 2.888552 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu2.inst 30.340063 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu3.inst 6.927238 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst 0.921522 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu1.inst 0.005642 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu2.inst 0.059258 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu3.inst 0.013530 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total 0.999951 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0 153 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1 294 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2 65 # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses 593375053 # Number of tag accesses
system.cpu0.icache.tags.data_accesses 593375053 # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst 337059836 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu1.inst 108650316 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu2.inst 66739589 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu3.inst 48751780 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total 561201521 # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst 337059836 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu1.inst 108650316 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu2.inst 66739589 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu3.inst 48751780 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total 561201521 # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst 337059836 # number of overall hits
system.cpu0.icache.overall_hits::cpu1.inst 108650316 # number of overall hits
system.cpu0.icache.overall_hits::cpu2.inst 66739589 # number of overall hits
system.cpu0.icache.overall_hits::cpu3.inst 48751780 # number of overall hits
system.cpu0.icache.overall_hits::total 561201521 # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst 5506361 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu1.inst 1711494 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu2.inst 3903001 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu3.inst 5148019 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total 16268875 # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst 5506361 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu1.inst 1711494 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu2.inst 3903001 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu3.inst 5148019 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total 16268875 # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst 5506361 # number of overall misses
system.cpu0.icache.overall_misses::cpu1.inst 1711494 # number of overall misses
system.cpu0.icache.overall_misses::cpu2.inst 3903001 # number of overall misses
system.cpu0.icache.overall_misses::cpu3.inst 5148019 # number of overall misses
system.cpu0.icache.overall_misses::total 16268875 # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 22963931000 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::cpu2.inst 52569760000 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::cpu3.inst 67379676369 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 142913367369 # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu1.inst 22963931000 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::cpu2.inst 52569760000 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::cpu3.inst 67379676369 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 142913367369 # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu1.inst 22963931000 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::cpu2.inst 52569760000 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::cpu3.inst 67379676369 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 142913367369 # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst 342566197 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu1.inst 110361810 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu2.inst 70642590 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu3.inst 53899799 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total 577470396 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst 342566197 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu1.inst 110361810 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu2.inst 70642590 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu3.inst 53899799 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total 577470396 # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst 342566197 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu1.inst 110361810 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu2.inst 70642590 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu3.inst 53899799 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total 577470396 # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.016074 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.015508 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu2.inst 0.055250 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu3.inst 0.095511 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total 0.028173 # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst 0.016074 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu1.inst 0.015508 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu2.inst 0.055250 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu3.inst 0.095511 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total 0.028173 # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst 0.016074 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu1.inst 0.015508 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu2.inst 0.055250 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu3.inst 0.095511 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total 0.028173 # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13417.476778 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::cpu2.inst 13469.061371 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::cpu3.inst 13088.466917 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 8784.465267 # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13417.476778 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu2.inst 13469.061371 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu3.inst 13088.466917 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 8784.465267 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13417.476778 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu2.inst 13469.061371 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu3.inst 13088.466917 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 8784.465267 # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs 36144 # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs 2970 # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 12.169697 # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks 15904025 # number of writebacks
system.cpu0.icache.writebacks::total 15904025 # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu3.inst 364218 # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total 364218 # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu3.inst 364218 # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total 364218 # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu3.inst 364218 # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total 364218 # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 1711494 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::cpu2.inst 3903001 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::cpu3.inst 4783801 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total 10398296 # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu1.inst 1711494 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu2.inst 3903001 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu3.inst 4783801 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total 10398296 # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu1.inst 1711494 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu2.inst 3903001 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu3.inst 4783801 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total 10398296 # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 21252437000 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu2.inst 48666759000 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu3.inst 59754516896 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 129673712896 # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 21252437000 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu2.inst 48666759000 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu3.inst 59754516896 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 129673712896 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 21252437000 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu2.inst 48666759000 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu3.inst 59754516896 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 129673712896 # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.015508 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.055250 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu3.inst 0.088754 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.018007 # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.015508 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu2.inst 0.055250 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu3.inst 0.088754 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total 0.018007 # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.015508 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu2.inst 0.055250 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu3.inst 0.088754 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total 0.018007 # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12417.476778 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 12469.061371 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 12491.012251 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12470.669511 # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 12417.476778 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu2.inst 12469.061371 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu3.inst 12491.012251 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12470.669511 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 12417.476778 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu2.inst 12469.061371 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu3.inst 12491.012251 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12470.669511 # average overall mshr miss latency
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu1.dtb.walker.walks 32054 # Table walker walks requested
system.cpu1.dtb.walker.walksLong 32054 # Table walker walks initiated with long descriptors
system.cpu1.dtb.walker.walksLongTerminationLevel::Level2 4620 # Level at which table walker walks with long descriptors terminate
system.cpu1.dtb.walker.walksLongTerminationLevel::Level3 23591 # Level at which table walker walks with long descriptors terminate
system.cpu1.dtb.walker.walksSquashedBefore 2 # Table walks squashed before starting
system.cpu1.dtb.walker.walkWaitTime::samples 32052 # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::0 32052 100.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::total 32052 # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkCompletionTime::samples 28213 # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::mean 24818.452486 # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::gmean 21684.712498 # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::stdev 13220.953832 # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::0-32767 18569 65.82% 65.82% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::32768-65535 9436 33.45% 99.26% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::65536-98303 123 0.44% 99.70% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::98304-131071 57 0.20% 99.90% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::131072-163839 4 0.01% 99.91% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::163840-196607 13 0.05% 99.96% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::196608-229375 2 0.01% 99.97% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::229376-262143 3 0.01% 99.98% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::262144-294911 4 0.01% 99.99% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::327680-360447 1 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::425984-458751 1 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::total 28213 # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walksPending::samples 2332813120 # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::mean 0.567212 # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::stdev 0.495462 # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::0 1009613500 43.28% 43.28% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::1 1323199620 56.72% 100.00% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::total 2332813120 # Table walker pending requests distribution
system.cpu1.dtb.walker.walkPageSizes::4K 23591 83.62% 83.62% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::2M 4620 16.38% 100.00% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::total 28211 # Table walker page sizes translated
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data 32054 # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total 32054 # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data 28211 # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total 28211 # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total 60265 # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits 0 # ITB inst hits
system.cpu1.dtb.inst_misses 0 # ITB inst misses
system.cpu1.dtb.read_hits 20818389 # DTB read hits
system.cpu1.dtb.read_misses 24417 # DTB read misses
system.cpu1.dtb.write_hits 18685767 # DTB write hits
system.cpu1.dtb.write_misses 7637 # DTB write misses
system.cpu1.dtb.flush_tlb 1184 # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid 5343 # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid 135 # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries 18131 # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults 972 # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults 2619 # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses 20842806 # DTB read accesses
system.cpu1.dtb.write_accesses 18693404 # DTB write accesses
system.cpu1.dtb.inst_accesses 0 # ITB inst accesses
system.cpu1.dtb.hits 39504156 # DTB hits
system.cpu1.dtb.misses 32054 # DTB misses
system.cpu1.dtb.accesses 39536210 # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu1.itb.walker.walks 20183 # Table walker walks requested
system.cpu1.itb.walker.walksLong 20183 # Table walker walks initiated with long descriptors
system.cpu1.itb.walker.walksLongTerminationLevel::Level2 931 # Level at which table walker walks with long descriptors terminate
system.cpu1.itb.walker.walksLongTerminationLevel::Level3 17873 # Level at which table walker walks with long descriptors terminate
system.cpu1.itb.walker.walkWaitTime::samples 20183 # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::0 20183 100.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::total 20183 # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkCompletionTime::samples 18804 # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::mean 27697.085726 # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::gmean 24882.952231 # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::stdev 14267.961573 # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::0-32767 10321 54.89% 54.89% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::32768-65535 8257 43.91% 98.80% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::65536-98303 85 0.45% 99.25% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::98304-131071 115 0.61% 99.86% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::131072-163839 2 0.01% 99.87% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::163840-196607 9 0.05% 99.92% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::196608-229375 4 0.02% 99.94% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::229376-262143 8 0.04% 99.98% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::262144-294911 1 0.01% 99.99% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::327680-360447 1 0.01% 99.99% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::360448-393215 1 0.01% 100.00% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::total 18804 # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walksPending::samples 1000000500 # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::0 1000000500 100.00% 100.00% # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::total 1000000500 # Table walker pending requests distribution
system.cpu1.itb.walker.walkPageSizes::4K 17873 95.05% 95.05% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::2M 931 4.95% 100.00% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::total 18804 # Table walker page sizes translated
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst 20183 # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total 20183 # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst 18804 # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total 18804 # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total 38987 # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits 110361810 # ITB inst hits
system.cpu1.itb.inst_misses 20183 # ITB inst misses
system.cpu1.itb.read_hits 0 # DTB read hits
system.cpu1.itb.read_misses 0 # DTB read misses
system.cpu1.itb.write_hits 0 # DTB write hits
system.cpu1.itb.write_misses 0 # DTB write misses
system.cpu1.itb.flush_tlb 1184 # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid 5343 # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid 135 # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries 13509 # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses 0 # DTB read accesses
system.cpu1.itb.write_accesses 0 # DTB write accesses
system.cpu1.itb.inst_accesses 110381993 # ITB inst accesses
system.cpu1.itb.hits 110361810 # DTB hits
system.cpu1.itb.misses 20183 # DTB misses
system.cpu1.itb.accesses 110381993 # DTB accesses
system.cpu1.numCycles 1184092485 # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu1.kern.inst.arm 0 # number of arm instructions executed
system.cpu1.kern.inst.quiesce 0 # number of quiesce instructions executed
system.cpu1.committedInsts 110287651 # Number of instructions committed
system.cpu1.committedOps 129462738 # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses 119015901 # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses 118522 # Number of float alu accesses
system.cpu1.num_func_calls 6563146 # number of times a function call or return occured
system.cpu1.num_conditional_control_insts 16773404 # number of instructions that are conditional controls
system.cpu1.num_int_insts 119015901 # number of integer instructions
system.cpu1.num_fp_insts 118522 # number of float instructions
system.cpu1.num_int_register_reads 171436551 # number of times the integer registers were read
system.cpu1.num_int_register_writes 94361756 # number of times the integer registers were written
system.cpu1.num_fp_register_reads 191512 # number of times the floating registers were read
system.cpu1.num_fp_register_writes 99140 # number of times the floating registers were written
system.cpu1.num_cc_register_reads 28456563 # number of times the CC registers were read
system.cpu1.num_cc_register_writes 28368844 # number of times the CC registers were written
system.cpu1.num_mem_refs 39501087 # number of memory refs
system.cpu1.num_load_insts 20816799 # Number of load instructions
system.cpu1.num_store_insts 18684288 # Number of store instructions
system.cpu1.num_idle_cycles 1157765533.383607 # Number of idle cycles
system.cpu1.num_busy_cycles 26326951.616393 # Number of busy cycles
system.cpu1.not_idle_fraction 0.022234 # Percentage of non-idle cycles
system.cpu1.idle_fraction 0.977766 # Percentage of idle cycles
system.cpu1.Branches 24650673 # Number of branches fetched
system.cpu1.op_class::No_OpClass 0 0.00% 0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu 89732955 69.27% 69.27% # Class of executed instruction
system.cpu1.op_class::IntMult 279120 0.22% 69.49% # Class of executed instruction
system.cpu1.op_class::IntDiv 11472 0.01% 69.50% # Class of executed instruction
system.cpu1.op_class::FloatAdd 0 0.00% 69.50% # Class of executed instruction
system.cpu1.op_class::FloatCmp 0 0.00% 69.50% # Class of executed instruction
system.cpu1.op_class::FloatCvt 0 0.00% 69.50% # Class of executed instruction
system.cpu1.op_class::FloatMult 0 0.00% 69.50% # Class of executed instruction
system.cpu1.op_class::FloatDiv 0 0.00% 69.50% # Class of executed instruction
system.cpu1.op_class::FloatSqrt 0 0.00% 69.50% # Class of executed instruction
system.cpu1.op_class::SimdAdd 0 0.00% 69.50% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc 0 0.00% 69.50% # Class of executed instruction
system.cpu1.op_class::SimdAlu 0 0.00% 69.50% # Class of executed instruction
system.cpu1.op_class::SimdCmp 0 0.00% 69.50% # Class of executed instruction
system.cpu1.op_class::SimdCvt 0 0.00% 69.50% # Class of executed instruction
system.cpu1.op_class::SimdMisc 0 0.00% 69.50% # Class of executed instruction
system.cpu1.op_class::SimdMult 0 0.00% 69.50% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc 0 0.00% 69.50% # Class of executed instruction
system.cpu1.op_class::SimdShift 0 0.00% 69.50% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc 0 0.00% 69.50% # Class of executed instruction
system.cpu1.op_class::SimdSqrt 0 0.00% 69.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd 8 0.00% 69.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu 0 0.00% 69.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp 13 0.00% 69.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt 21 0.00% 69.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv 0 0.00% 69.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc 12221 0.01% 69.51% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult 0 0.00% 69.51% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc 0 0.00% 69.51% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt 0 0.00% 69.51% # Class of executed instruction
system.cpu1.op_class::MemRead 20816799 16.07% 85.58% # Class of executed instruction
system.cpu1.op_class::MemWrite 18684288 14.42% 100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu1.op_class::total 129536897 # Class of executed instruction
system.cpu2.branchPred.lookups 40914061 # Number of BP lookups
system.cpu2.branchPred.condPredicted 28392312 # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect 2019755 # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups 29835012 # Number of BTB lookups
system.cpu2.branchPred.BTBHits 20286508 # Number of BTB hits
system.cpu2.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct 67.995642 # BTB Hit Percentage
system.cpu2.branchPred.usedRAS 4999749 # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect 330951 # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups 1158254 # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits 808792 # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses 349462 # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted 143811 # Number of mispredicted indirect branches.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu2.dtb.walker.walks 93613 # Table walker walks requested
system.cpu2.dtb.walker.walksLong 93613 # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksLongTerminationLevel::Level2 7056 # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.walker.walksLongTerminationLevel::Level3 30134 # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.walker.walkWaitTime::samples 93613 # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0 93613 100.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total 93613 # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkCompletionTime::samples 37190 # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean 24826.364614 # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean 21866.546445 # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev 12685.900174 # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::0-65535 36979 99.43% 99.43% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::65536-131071 182 0.49% 99.92% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::131072-196607 14 0.04% 99.96% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::196608-262143 8 0.02% 99.98% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::262144-327679 5 0.01% 99.99% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::327680-393215 1 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::524288-589823 1 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total 37190 # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walksPending::samples 2000359500 # Table walker pending requests distribution
system.cpu2.dtb.walker.walksPending::0 2000359500 100.00% 100.00% # Table walker pending requests distribution
system.cpu2.dtb.walker.walksPending::total 2000359500 # Table walker pending requests distribution
system.cpu2.dtb.walker.walkPageSizes::4K 30134 81.03% 81.03% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::2M 7056 18.97% 100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total 37190 # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data 93613 # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total 93613 # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data 37190 # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total 37190 # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total 130803 # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits 0 # ITB inst hits
system.cpu2.dtb.inst_misses 0 # ITB inst misses
system.cpu2.dtb.read_hits 28720728 # DTB read hits
system.cpu2.dtb.read_misses 78135 # DTB read misses
system.cpu2.dtb.write_hits 25235469 # DTB write hits
system.cpu2.dtb.write_misses 15478 # DTB write misses
system.cpu2.dtb.flush_tlb 1184 # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid 6949 # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid 188 # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries 22306 # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults 80 # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults 2280 # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults 3881 # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses 28798863 # DTB read accesses
system.cpu2.dtb.write_accesses 25250947 # DTB write accesses
system.cpu2.dtb.inst_accesses 0 # ITB inst accesses
system.cpu2.dtb.hits 53956197 # DTB hits
system.cpu2.dtb.misses 93613 # DTB misses
system.cpu2.dtb.accesses 54049810 # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu2.itb.walker.walks 26529 # Table walker walks requested
system.cpu2.itb.walker.walksLong 26529 # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksLongTerminationLevel::Level2 1840 # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.walker.walksLongTerminationLevel::Level3 22126 # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.walker.walkWaitTime::samples 26529 # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0 26529 100.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total 26529 # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkCompletionTime::samples 23966 # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean 28028.290078 # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean 25290.360104 # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev 14051.232329 # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::0-32767 12906 53.85% 53.85% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::32768-65535 10781 44.98% 98.84% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::65536-98303 94 0.39% 99.23% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::98304-131071 160 0.67% 99.90% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::131072-163839 3 0.01% 99.91% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::163840-196607 9 0.04% 99.95% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::196608-229375 3 0.01% 99.96% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::229376-262143 3 0.01% 99.97% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::262144-294911 2 0.01% 99.98% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::294912-327679 1 0.00% 99.98% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::327680-360447 2 0.01% 99.99% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::360448-393215 2 0.01% 100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total 23966 # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walksPending::samples 2000327500 # Table walker pending requests distribution
system.cpu2.itb.walker.walksPending::0 2000327500 100.00% 100.00% # Table walker pending requests distribution
system.cpu2.itb.walker.walksPending::total 2000327500 # Table walker pending requests distribution
system.cpu2.itb.walker.walkPageSizes::4K 22126 92.32% 92.32% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::2M 1840 7.68% 100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total 23966 # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst 26529 # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total 26529 # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst 23966 # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total 23966 # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total 50495 # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits 70694439 # ITB inst hits
system.cpu2.itb.inst_misses 26529 # ITB inst misses
system.cpu2.itb.read_hits 0 # DTB read hits
system.cpu2.itb.read_misses 0 # DTB read misses
system.cpu2.itb.write_hits 0 # DTB write hits
system.cpu2.itb.write_misses 0 # DTB write misses
system.cpu2.itb.flush_tlb 1184 # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid 6949 # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid 188 # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries 16608 # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults 49134 # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses 0 # DTB read accesses
system.cpu2.itb.write_accesses 0 # DTB write accesses
system.cpu2.itb.inst_accesses 70720968 # ITB inst accesses
system.cpu2.itb.hits 70694439 # DTB hits
system.cpu2.itb.misses 26529 # DTB misses
system.cpu2.itb.accesses 70720968 # DTB accesses
system.cpu2.numCycles 1178523145 # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu2.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu2.committedInsts 148428479 # Number of instructions committed
system.cpu2.committedOps 174146855 # Number of ops (including micro ops) committed
system.cpu2.discardedOps 14845041 # Number of ops (including micro ops) which were discarded before commit
system.cpu2.numFetchSuspends 1527 # Number of times Execute suspended instruction fetching
system.cpu2.quiesceCycles 5665146 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.cpi 7.940007 # CPI: cycles per instruction
system.cpu2.ipc 0.125944 # IPC: instructions per cycle
system.cpu2.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu 120785530 69.36% 69.36% # Class of committed instruction
system.cpu2.op_class_0::IntMult 363959 0.21% 69.57% # Class of committed instruction
system.cpu2.op_class_0::IntDiv 15220 0.01% 69.58% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd 0 0.00% 69.58% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp 0 0.00% 69.58% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt 0 0.00% 69.58% # Class of committed instruction
system.cpu2.op_class_0::FloatMult 0 0.00% 69.58% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv 0 0.00% 69.58% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt 0 0.00% 69.58% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd 0 0.00% 69.58% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc 0 0.00% 69.58% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu 0 0.00% 69.58% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp 0 0.00% 69.58% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt 0 0.00% 69.58% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc 0 0.00% 69.58% # Class of committed instruction
system.cpu2.op_class_0::SimdMult 0 0.00% 69.58% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc 0 0.00% 69.58% # Class of committed instruction
system.cpu2.op_class_0::SimdShift 0 0.00% 69.58% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc 0 0.00% 69.58% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt 0 0.00% 69.58% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd 0 0.00% 69.58% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu 0 0.00% 69.58% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp 0 0.00% 69.58% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt 0 0.00% 69.58% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv 0 0.00% 69.58% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc 16120 0.01% 69.59% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult 0 0.00% 69.59% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc 0 0.00% 69.59% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt 0 0.00% 69.59% # Class of committed instruction
system.cpu2.op_class_0::MemRead 27827190 15.98% 85.56% # Class of committed instruction
system.cpu2.op_class_0::MemWrite 25138836 14.44% 100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu2.op_class_0::total 174146855 # Class of committed instruction
system.cpu2.kern.inst.arm 0 # number of arm instructions executed
system.cpu2.kern.inst.quiesce 0 # number of quiesce instructions executed
system.cpu2.tickCycles 278422703 # Number of cycles that the object actually ticked
system.cpu2.idleCycles 900100442 # Total number of cycles that the object has spent stopped
system.cpu3.branchPred.lookups 75872804 # Number of BP lookups
system.cpu3.branchPred.condPredicted 50609506 # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect 3388105 # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups 51366888 # Number of BTB lookups
system.cpu3.branchPred.BTBHits 34595075 # Number of BTB hits
system.cpu3.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct 67.348980 # BTB Hit Percentage
system.cpu3.branchPred.usedRAS 9780520 # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect 107006 # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups 3035481 # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits 1551109 # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses 1484372 # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted 245540 # Number of mispredicted indirect branches.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu3.dtb.walker.walks 515601 # Table walker walks requested
system.cpu3.dtb.walker.walksLong 515601 # Table walker walks initiated with long descriptors
system.cpu3.dtb.walker.walksLongTerminationLevel::Level2 8515 # Level at which table walker walks with long descriptors terminate
system.cpu3.dtb.walker.walksLongTerminationLevel::Level3 50947 # Level at which table walker walks with long descriptors terminate
system.cpu3.dtb.walker.walksSquashedBefore 323770 # Table walks squashed before starting
system.cpu3.dtb.walker.walkWaitTime::samples 191831 # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::mean 2186.536587 # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::stdev 12259.515456 # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::0-32767 187758 97.88% 97.88% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::32768-65535 2920 1.52% 99.40% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::65536-98303 506 0.26% 99.66% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::98304-131071 334 0.17% 99.84% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::131072-163839 139 0.07% 99.91% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::163840-196607 61 0.03% 99.94% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::196608-229375 40 0.02% 99.96% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::229376-262143 20 0.01% 99.97% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::262144-294911 20 0.01% 99.98% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::294912-327679 10 0.01% 99.99% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::327680-360447 4 0.00% 99.99% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::360448-393215 1 0.00% 99.99% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::393216-425983 9 0.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::425984-458751 8 0.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::458752-491519 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::total 191831 # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkCompletionTime::samples 241555 # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::mean 22389.801494 # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::gmean 18267.883118 # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::stdev 16107.200178 # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::0-32767 187656 77.69% 77.69% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::32768-65535 48957 20.27% 97.95% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::65536-98303 3861 1.60% 99.55% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::98304-131071 637 0.26% 99.82% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::131072-163839 131 0.05% 99.87% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::163840-196607 99 0.04% 99.91% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::196608-229375 72 0.03% 99.94% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::229376-262143 72 0.03% 99.97% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::262144-294911 24 0.01% 99.98% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::294912-327679 10 0.00% 99.99% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::327680-360447 14 0.01% 99.99% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::360448-393215 4 0.00% 99.99% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::393216-425983 2 0.00% 99.99% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::425984-458751 11 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::458752-491519 3 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::491520-524287 2 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::total 241555 # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walksPending::samples -21501827588 # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::mean -0.278457 # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::0-3 -22090252588 102.74% 102.74% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::4-7 330768000 -1.54% 101.20% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::8-11 106533500 -0.50% 100.70% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::12-15 66241000 -0.31% 100.39% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::16-19 26933500 -0.13% 100.27% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::20-23 15179500 -0.07% 100.20% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::24-27 14407500 -0.07% 100.13% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::28-31 23051000 -0.11% 100.02% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::32-35 5101000 -0.02% 100.00% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::36-39 177500 -0.00% 100.00% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::40-43 28500 -0.00% 100.00% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::44-47 4000 -0.00% 100.00% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::total -21501827588 # Table walker pending requests distribution
system.cpu3.dtb.walker.walkPageSizes::4K 50947 85.68% 85.68% # Table walker page sizes translated
system.cpu3.dtb.walker.walkPageSizes::2M 8515 14.32% 100.00% # Table walker page sizes translated
system.cpu3.dtb.walker.walkPageSizes::total 59462 # Table walker page sizes translated
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data 515601 # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total 515601 # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data 59462 # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total 59462 # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total 575063 # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits 0 # ITB inst hits
system.cpu3.dtb.inst_misses 0 # ITB inst misses
system.cpu3.dtb.read_hits 59668425 # DTB read hits
system.cpu3.dtb.read_misses 351201 # DTB read misses
system.cpu3.dtb.write_hits 46869082 # DTB write hits
system.cpu3.dtb.write_misses 164400 # DTB write misses
system.cpu3.dtb.flush_tlb 1184 # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid 11562 # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid 307 # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries 29776 # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults 81 # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults 5087 # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults 32866 # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses 60019626 # DTB read accesses
system.cpu3.dtb.write_accesses 47033482 # DTB write accesses
system.cpu3.dtb.inst_accesses 0 # ITB inst accesses
system.cpu3.dtb.hits 106537507 # DTB hits
system.cpu3.dtb.misses 515601 # DTB misses
system.cpu3.dtb.accesses 107053108 # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu3.itb.walker.walks 59193 # Table walker walks requested
system.cpu3.itb.walker.walksLong 59193 # Table walker walks initiated with long descriptors
system.cpu3.itb.walker.walksLongTerminationLevel::Level2 2031 # Level at which table walker walks with long descriptors terminate
system.cpu3.itb.walker.walksLongTerminationLevel::Level3 40773 # Level at which table walker walks with long descriptors terminate
system.cpu3.itb.walker.walksSquashedBefore 8103 # Table walks squashed before starting
system.cpu3.itb.walker.walkWaitTime::samples 51090 # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::mean 1228.772754 # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::stdev 7780.748037 # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::0-32767 50655 99.15% 99.15% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::32768-65535 286 0.56% 99.71% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::65536-98303 82 0.16% 99.87% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::98304-131071 46 0.09% 99.96% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::131072-163839 10 0.02% 99.98% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::163840-196607 5 0.01% 99.99% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::196608-229375 1 0.00% 99.99% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::229376-262143 1 0.00% 99.99% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::262144-294911 2 0.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::294912-327679 2 0.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::total 51090 # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkCompletionTime::samples 50907 # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::mean 28166.146110 # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::gmean 24191.673448 # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::stdev 17123.817204 # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::0-32767 28249 55.49% 55.49% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::32768-65535 21614 42.46% 97.95% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::65536-98303 468 0.92% 98.87% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::98304-131071 440 0.86% 99.73% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::131072-163839 42 0.08% 99.82% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::163840-196607 46 0.09% 99.91% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::196608-229375 22 0.04% 99.95% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::229376-262143 5 0.01% 99.96% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::262144-294911 4 0.01% 99.97% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::294912-327679 7 0.01% 99.98% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::327680-360447 8 0.02% 100.00% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::393216-425983 1 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::425984-458751 1 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::total 50907 # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walksPending::samples -25799318884 # Table walker pending requests distribution
system.cpu3.itb.walker.walksPending::mean 0.966437 # Table walker pending requests distribution
system.cpu3.itb.walker.walksPending::stdev 0.171998 # Table walker pending requests distribution
system.cpu3.itb.walker.walksPending::0 -833253492 3.23% 3.23% # Table walker pending requests distribution
system.cpu3.itb.walker.walksPending::1 -24994847892 96.88% 100.11% # Table walker pending requests distribution
system.cpu3.itb.walker.walksPending::2 25196000 -0.10% 100.01% # Table walker pending requests distribution
system.cpu3.itb.walker.walksPending::3 3318000 -0.01% 100.00% # Table walker pending requests distribution
system.cpu3.itb.walker.walksPending::4 257000 -0.00% 100.00% # Table walker pending requests distribution
system.cpu3.itb.walker.walksPending::5 11500 -0.00% 100.00% # Table walker pending requests distribution
system.cpu3.itb.walker.walksPending::total -25799318884 # Table walker pending requests distribution
system.cpu3.itb.walker.walkPageSizes::4K 40773 95.26% 95.26% # Table walker page sizes translated
system.cpu3.itb.walker.walkPageSizes::2M 2031 4.74% 100.00% # Table walker page sizes translated
system.cpu3.itb.walker.walkPageSizes::total 42804 # Table walker page sizes translated
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst 59193 # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total 59193 # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst 42804 # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total 42804 # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total 101997 # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits 54025408 # ITB inst hits
system.cpu3.itb.inst_misses 59193 # ITB inst misses
system.cpu3.itb.read_hits 0 # DTB read hits
system.cpu3.itb.read_misses 0 # DTB read misses
system.cpu3.itb.write_hits 0 # DTB write hits
system.cpu3.itb.write_misses 0 # DTB write misses
system.cpu3.itb.flush_tlb 1184 # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid 11562 # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid 307 # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries 22881 # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults 108557 # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses 0 # DTB read accesses
system.cpu3.itb.write_accesses 0 # DTB write accesses
system.cpu3.itb.inst_accesses 54084601 # ITB inst accesses
system.cpu3.itb.hits 54025408 # DTB hits
system.cpu3.itb.misses 59193 # DTB misses
system.cpu3.itb.accesses 54084601 # DTB accesses
system.cpu3.numCycles 361836520 # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu3.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles 142346168 # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts 336897254 # Number of instructions fetch has processed
system.cpu3.fetch.Branches 75872804 # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches 45926704 # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles 198396992 # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles 7651750 # Number of cycles fetch has spent squashing
system.cpu3.fetch.TlbCycles 1405577 # Number of cycles fetch has spent waiting for tlb
system.cpu3.fetch.MiscStallCycles 5653 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingDrainCycles 1383 # Number of cycles fetch has spent waiting on pipes to drain
system.cpu3.fetch.PendingTrapStallCycles 2613876 # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles 96442 # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles 3584 # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines 53899852 # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes 2112674 # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.ItlbSquashes 22747 # Number of outstanding ITLB misses that were squashed
system.cpu3.fetch.rateDist::samples 348695424 # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean 1.129497 # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev 2.376512 # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0 266239908 76.35% 76.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1 10306563 2.96% 79.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2 10284239 2.95% 82.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3 7691718 2.21% 84.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4 15615273 4.48% 88.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5 5057857 1.45% 90.39% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6 5501918 1.58% 91.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7 4845338 1.39% 93.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8 23152610 6.64% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total 348695424 # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate 0.209688 # Number of branch fetches per cycle
system.cpu3.fetch.rate 0.931076 # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles 116362710 # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles 160827903 # Number of cycles decode is blocked
system.cpu3.decode.RunCycles 61169614 # Number of cycles decode is running
system.cpu3.decode.UnblockCycles 7306733 # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles 3026861 # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved 11256055 # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred 810097 # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts 368055040 # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts 2493002 # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles 3026861 # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles 120564311 # Number of cycles rename is idle
system.cpu3.rename.BlockCycles 11200780 # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles 131699731 # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles 64193761 # Number of cycles rename is running
system.cpu3.rename.UnblockCycles 18008282 # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts 359339338 # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents 52499 # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents 958756 # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents 756701 # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents 7766170 # Number of times rename has blocked due to SQ full
system.cpu3.rename.FullRegisterEvents 2268 # Number of times there has been no free registers
system.cpu3.rename.RenamedOperands 342255199 # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups 547447054 # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups 423264500 # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups 516863 # Number of floating rename lookups
system.cpu3.rename.CommittedMaps 287051688 # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps 55203506 # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts 8135865 # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts 7007620 # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts 40276067 # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads 57867192 # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores 49204017 # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads 7450996 # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores 7967631 # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded 341094082 # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded 8138044 # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued 340373041 # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued 493634 # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined 46733837 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined 29214718 # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved 196934 # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples 348695424 # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean 0.976133 # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev 1.690131 # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0 216968703 62.22% 62.22% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1 54146545 15.53% 77.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2 24769246 7.10% 84.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3 17826986 5.11% 89.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4 13092392 3.75% 93.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5 9312814 2.67% 96.39% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6 6328109 1.81% 98.21% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7 3700278 1.06% 99.27% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8 2550351 0.73% 100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total 348695424 # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu 1713777 25.74% 25.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult 17699 0.27% 26.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv 1135 0.02% 26.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd 0 0.00% 26.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp 0 0.00% 26.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt 0 0.00% 26.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult 0 0.00% 26.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv 0 0.00% 26.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt 0 0.00% 26.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd 0 0.00% 26.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc 0 0.00% 26.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu 0 0.00% 26.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp 0 0.00% 26.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt 0 0.00% 26.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc 0 0.00% 26.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult 0 0.00% 26.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc 0 0.00% 26.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift 0 0.00% 26.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc 0 0.00% 26.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt 0 0.00% 26.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd 0 0.00% 26.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu 0 0.00% 26.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp 0 0.00% 26.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt 0 0.00% 26.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv 0 0.00% 26.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc 0 0.00% 26.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult 0 0.00% 26.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc 0 0.00% 26.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt 0 0.00% 26.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead 2657686 39.92% 65.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite 2267999 34.06% 100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass 4 0.00% 0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu 231084475 67.89% 67.89% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult 790161 0.23% 68.12% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv 39649 0.01% 68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd 230 0.00% 68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp 0 0.00% 68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt 0 0.00% 68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult 0 0.00% 68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv 0 0.00% 68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt 0 0.00% 68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd 2 0.00% 68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc 0 0.00% 68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu 1 0.00% 68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp 0 0.00% 68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt 0 0.00% 68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc 0 0.00% 68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult 0 0.00% 68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc 0 0.00% 68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift 0 0.00% 68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc 0 0.00% 68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt 0 0.00% 68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd 0 0.00% 68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu 0 0.00% 68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp 0 0.00% 68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt 0 0.00% 68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv 0 0.00% 68.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc 44022 0.01% 68.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult 0 0.00% 68.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 68.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt 0 0.00% 68.15% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead 60938583 17.90% 86.05% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite 47475914 13.95% 100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total 340373041 # Type of FU issued
system.cpu3.iq.rate 0.940682 # Inst issue rate
system.cpu3.iq.fu_busy_cnt 6658296 # FU busy when requested
system.cpu3.iq.fu_busy_rate 0.019562 # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads 1035940060 # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes 396014860 # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses 328005954 # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads 653376 # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes 333988 # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses 291600 # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses 346682688 # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses 348645 # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads 2712348 # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads 9520955 # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses 12048 # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation 389231 # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores 4853610 # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads 2139160 # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked 4030631 # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles 3026861 # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles 7711218 # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles 2621141 # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts 349315178 # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts 1020364 # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts 57867192 # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts 49204017 # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts 6861602 # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents 115452 # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents 2462398 # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents 389231 # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect 1435072 # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect 1591104 # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts 3026176 # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts 336329886 # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts 59659129 # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts 3533928 # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp 0 # number of swp insts executed
system.cpu3.iew.exec_nop 83052 # number of nop insts executed
system.cpu3.iew.exec_refs 106526406 # number of memory reference insts executed
system.cpu3.iew.exec_branches 62299744 # Number of branches executed
system.cpu3.iew.exec_stores 46867277 # Number of stores executed
system.cpu3.iew.exec_rate 0.929508 # Inst execution rate
system.cpu3.iew.wb_sent 329094434 # cumulative count of insts sent to commit
system.cpu3.iew.wb_count 328297554 # cumulative count of insts written-back
system.cpu3.iew.wb_producers 161959018 # num instructions producing a value
system.cpu3.iew.wb_consumers 281119845 # num instructions consuming a value
system.cpu3.iew.wb_rate 0.907309 # insts written-back per cycle
system.cpu3.iew.wb_fanout 0.576121 # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts 46762853 # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls 7941110 # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts 2588965 # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples 340775286 # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean 0.887677 # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev 1.879536 # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0 231011602 67.79% 67.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1 53095779 15.58% 83.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2 18991936 5.57% 88.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3 8794245 2.58% 91.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4 6362030 1.87% 93.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5 3754940 1.10% 94.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6 3557662 1.04% 95.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7 2189630 0.64% 96.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8 13017462 3.82% 100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total 340775286 # Number of insts commited each cycle
system.cpu3.commit.committedInsts 257394207 # Number of instructions committed
system.cpu3.commit.committedOps 302498284 # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu3.commit.refs 92696643 # Number of memory references committed
system.cpu3.commit.loads 48346236 # Number of loads committed
system.cpu3.commit.membars 2024611 # Number of memory barriers committed
system.cpu3.commit.branches 57446863 # Number of branches committed
system.cpu3.commit.fp_insts 280508 # Number of committed floating point instructions.
system.cpu3.commit.int_insts 277937546 # Number of committed integer instructions.
system.cpu3.commit.function_calls 7603985 # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu 209109353 69.13% 69.13% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult 624464 0.21% 69.33% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv 29794 0.01% 69.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd 0 0.00% 69.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp 0 0.00% 69.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt 0 0.00% 69.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult 0 0.00% 69.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv 0 0.00% 69.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt 0 0.00% 69.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd 0 0.00% 69.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc 0 0.00% 69.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu 0 0.00% 69.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp 0 0.00% 69.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt 0 0.00% 69.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc 0 0.00% 69.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult 0 0.00% 69.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc 0 0.00% 69.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift 0 0.00% 69.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc 0 0.00% 69.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt 0 0.00% 69.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd 0 0.00% 69.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu 0 0.00% 69.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp 0 0.00% 69.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt 0 0.00% 69.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv 0 0.00% 69.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc 38030 0.01% 69.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult 0 0.00% 69.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc 0 0.00% 69.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt 0 0.00% 69.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead 48346236 15.98% 85.34% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite 44350407 14.66% 100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total 302498284 # Class of committed instruction
system.cpu3.commit.bw_lim_events 13017462 # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads 674966133 # The number of ROB reads
system.cpu3.rob.rob_writes 706454494 # The number of ROB writes
system.cpu3.timesIdled 2436524 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles 13141096 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles 98718347024 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts 257394207 # Number of Instructions Simulated
system.cpu3.committedOps 302498284 # Number of Ops (including micro ops) Simulated
system.cpu3.cpi 1.405768 # CPI: Cycles Per Instruction
system.cpu3.cpi_total 1.405768 # CPI: Total CPI of All Threads
system.cpu3.ipc 0.711355 # IPC: Instructions Per Cycle
system.cpu3.ipc_total 0.711355 # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads 395796018 # number of integer regfile reads
system.cpu3.int_regfile_writes 234887439 # number of integer regfile writes
system.cpu3.fp_regfile_reads 565351 # number of floating regfile reads
system.cpu3.fp_regfile_writes 361110 # number of floating regfile writes
system.cpu3.cc_regfile_reads 71210349 # number of cc regfile reads
system.cpu3.cc_regfile_writes 71874336 # number of cc regfile writes
system.cpu3.misc_regfile_reads 658260097 # number of misc regfile reads
system.cpu3.misc_regfile_writes 8003769 # number of misc regfile writes
system.iobus.trans_dist::ReadReq 40273 # Transaction distribution
system.iobus.trans_dist::ReadResp 40273 # Transaction distribution
system.iobus.trans_dist::WriteReq 136539 # Transaction distribution
system.iobus.trans_dist::WriteResp 136539 # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 47694 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 14 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio 434 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 24 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 29548 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 44750 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total 122576 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 230968 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total 230968 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side 80 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ethernet.dma::total 80 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total 353624 # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 47714 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 28 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio 634 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 48 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 17558 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 89500 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total 155706 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7334304 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total 7334304 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side 2086 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ethernet.dma::total 2086 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total 7492096 # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy 13621500 # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer1.occupancy 6000 # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer2.occupancy 18500 # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer3.occupancy 11500 # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer4.occupancy 9500 # Layer occupancy (ticks)
system.iobus.reqLayer4.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer10.occupancy 10000 # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer13.occupancy 11500 # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer14.occupancy 11500 # Layer occupancy (ticks)
system.iobus.reqLayer14.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer15.occupancy 11000 # Layer occupancy (ticks)
system.iobus.reqLayer15.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer16.occupancy 5000 # Layer occupancy (ticks)
system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer17.occupancy 11000 # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer23.occupancy 11667500 # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer24.occupancy 21479000 # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer25.occupancy 236022564 # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer0.occupancy 41037000 # Layer occupancy (ticks)
system.iobus.respLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer3.occupancy 70810000 # Layer occupancy (ticks)
system.iobus.respLayer3.utilization 0.0 # Layer utilization (%)
system.iocache.tags.replacements 115466 # number of replacements
system.iocache.tags.tagsinuse 10.425431 # Cycle average of tags in use
system.iocache.tags.total_refs 3 # Total number of references to valid blocks.
system.iocache.tags.sampled_refs 115482 # Sample count of references to valid blocks.
system.iocache.tags.avg_refs 0.000026 # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle 13087288267509 # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ethernet 3.544657 # Average occupied blocks per requestor
system.iocache.tags.occ_blocks::realview.ide 6.880774 # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ethernet 0.221541 # Average percentage of cache occupancy
system.iocache.tags.occ_percent::realview.ide 0.430048 # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total 0.651589 # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses 1039713 # Number of tag accesses
system.iocache.tags.data_accesses 1039713 # Number of data accesses
system.iocache.ReadReq_misses::realview.ethernet 37 # number of ReadReq misses
system.iocache.ReadReq_misses::realview.ide 8820 # number of ReadReq misses
system.iocache.ReadReq_misses::total 8857 # number of ReadReq misses
system.iocache.WriteReq_misses::realview.ethernet 3 # number of WriteReq misses
system.iocache.WriteReq_misses::total 3 # number of WriteReq misses
system.iocache.WriteLineReq_misses::realview.ide 106664 # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total 106664 # number of WriteLineReq misses
system.iocache.demand_misses::realview.ethernet 40 # number of demand (read+write) misses
system.iocache.demand_misses::realview.ide 115484 # number of demand (read+write) misses
system.iocache.demand_misses::total 115524 # number of demand (read+write) misses
system.iocache.overall_misses::realview.ethernet 40 # number of overall misses
system.iocache.overall_misses::realview.ide 115484 # number of overall misses
system.iocache.overall_misses::total 115524 # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide 1088192723 # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total 1088192723 # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::realview.ide 5155830841 # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total 5155830841 # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::realview.ide 6244023564 # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total 6244023564 # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide 6244023564 # number of overall miss cycles
system.iocache.overall_miss_latency::total 6244023564 # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ethernet 37 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::realview.ide 8820 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total 8857 # number of ReadReq accesses(hits+misses)
system.iocache.WriteReq_accesses::realview.ethernet 3 # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_accesses::total 3 # number of WriteReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::realview.ide 106664 # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total 106664 # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ethernet 40 # number of demand (read+write) accesses
system.iocache.demand_accesses::realview.ide 115484 # number of demand (read+write) accesses
system.iocache.demand_accesses::total 115524 # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ethernet 40 # number of overall (read+write) accesses
system.iocache.overall_accesses::realview.ide 115484 # number of overall (read+write) accesses
system.iocache.overall_accesses::total 115524 # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ethernet 1 # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
system.iocache.WriteReq_miss_rate::realview.ethernet 1 # miss rate for WriteReq accesses
system.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses
system.iocache.WriteLineReq_miss_rate::realview.ide 1 # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total 1 # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::realview.ethernet 1 # miss rate for demand accesses
system.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses
system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ethernet 1 # miss rate for overall accesses
system.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses
system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 123377.859751 # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 122862.450378 # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::realview.ide 48337.122562 # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 48337.122562 # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 54068.300059 # average overall miss latency
system.iocache.demand_avg_miss_latency::total 54049.578997 # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 54068.300059 # average overall miss latency
system.iocache.overall_avg_miss_latency::total 54049.578997 # average overall miss latency
system.iocache.blocked_cycles::no_mshrs 22542 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 2372 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs 9.503373 # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.writebacks::writebacks 106631 # number of writebacks
system.iocache.writebacks::total 106631 # number of writebacks
system.iocache.ReadReq_mshr_misses::realview.ide 5693 # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total 5693 # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::realview.ide 43488 # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total 43488 # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide 49181 # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total 49181 # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide 49181 # number of overall MSHR misses
system.iocache.overall_mshr_misses::total 49181 # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide 803542723 # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total 803542723 # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::realview.ide 2978631735 # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total 2978631735 # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide 3782174458 # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total 3782174458 # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide 3782174458 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total 3782174458 # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide 0.645465 # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total 0.642768 # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::realview.ide 0.407710 # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total 0.407710 # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide 0.425869 # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total 0.425721 # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide 0.425869 # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total 0.425721 # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 141145.744423 # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 141145.744423 # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 68493.187431 # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68493.187431 # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 76903.162969 # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 76903.162969 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 76903.162969 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 76903.162969 # average overall mshr miss latency
system.l2c.tags.replacements 1175380 # number of replacements
system.l2c.tags.tagsinuse 65273.508044 # Cycle average of tags in use
system.l2c.tags.total_refs 47870421 # Total number of references to valid blocks.
system.l2c.tags.sampled_refs 1238537 # Sample count of references to valid blocks.
system.l2c.tags.avg_refs 38.650780 # Average number of references to valid blocks.
system.l2c.tags.warmup_cycle 395986000 # Cycle when the warmup percentage was hit.
system.l2c.tags.occ_blocks::writebacks 36522.594911 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.dtb.walker 124.677817 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.itb.walker 187.809125 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.inst 3696.971873 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.data 11236.224149 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.dtb.walker 38.223238 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.itb.walker 48.365437 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.inst 755.794708 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.data 1969.239780 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu2.dtb.walker 46.667563 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu2.itb.walker 65.236270 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu2.inst 2038.056565 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu2.data 2946.228048 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu3.dtb.walker 100.667016 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu3.itb.walker 147.723446 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu3.inst 1700.524086 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu3.data 3648.504014 # Average occupied blocks per requestor
system.l2c.tags.occ_percent::writebacks 0.557291 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.dtb.walker 0.001902 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.itb.walker 0.002866 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.inst 0.056411 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.data 0.171451 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.dtb.walker 0.000583 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.itb.walker 0.000738 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.inst 0.011533 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.data 0.030048 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu2.dtb.walker 0.000712 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu2.itb.walker 0.000995 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu2.inst 0.031098 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu2.data 0.044956 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu3.dtb.walker 0.001536 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu3.itb.walker 0.002254 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu3.inst 0.025948 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu3.data 0.055672 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::total 0.995995 # Average percentage of cache occupancy
system.l2c.tags.occ_task_id_blocks::1023 287 # Occupied blocks per task id
system.l2c.tags.occ_task_id_blocks::1024 62870 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1023::2 1 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1023::4 286 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::0 145 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::1 593 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::2 2786 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::3 5258 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::4 54088 # Occupied blocks per task id
system.l2c.tags.occ_task_id_percent::1023 0.004379 # Percentage of cache occupancy per task id
system.l2c.tags.occ_task_id_percent::1024 0.959320 # Percentage of cache occupancy per task id
system.l2c.tags.tag_accesses 423637613 # Number of tag accesses
system.l2c.tags.data_accesses 423637613 # Number of data accesses
system.l2c.ReadReq_hits::cpu0.dtb.walker 159297 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.itb.walker 109140 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.dtb.walker 56643 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.itb.walker 41295 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu2.dtb.walker 150644 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu2.itb.walker 54876 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu3.dtb.walker 293874 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu3.itb.walker 106132 # number of ReadReq hits
system.l2c.ReadReq_hits::total 971901 # number of ReadReq hits
system.l2c.WritebackDirty_hits::writebacks 7599024 # number of WritebackDirty hits
system.l2c.WritebackDirty_hits::total 7599024 # number of WritebackDirty hits
system.l2c.WritebackClean_hits::writebacks 15901483 # number of WritebackClean hits
system.l2c.WritebackClean_hits::total 15901483 # number of WritebackClean hits
system.l2c.UpgradeReq_hits::cpu0.data 3853 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu1.data 1208 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu2.data 1642 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu3.data 2766 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total 9469 # number of UpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu3.data 7 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::total 7 # number of SCUpgradeReq hits
system.l2c.ReadExReq_hits::cpu0.data 625488 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu1.data 194424 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu2.data 285300 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu3.data 482871 # number of ReadExReq hits
system.l2c.ReadExReq_hits::total 1588083 # number of ReadExReq hits
system.l2c.ReadCleanReq_hits::cpu0.inst 5469517 # number of ReadCleanReq hits
system.l2c.ReadCleanReq_hits::cpu1.inst 1702019 # number of ReadCleanReq hits
system.l2c.ReadCleanReq_hits::cpu2.inst 3878850 # number of ReadCleanReq hits
system.l2c.ReadCleanReq_hits::cpu3.inst 4759689 # number of ReadCleanReq hits
system.l2c.ReadCleanReq_hits::total 15810075 # number of ReadCleanReq hits
system.l2c.ReadSharedReq_hits::cpu0.data 2595400 # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::cpu1.data 783526 # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::cpu2.data 1060877 # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::cpu3.data 1883928 # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::total 6323731 # number of ReadSharedReq hits
system.l2c.InvalidateReq_hits::cpu0.data 285445 # number of InvalidateReq hits
system.l2c.InvalidateReq_hits::cpu1.data 91319 # number of InvalidateReq hits
system.l2c.InvalidateReq_hits::cpu2.data 128483 # number of InvalidateReq hits
system.l2c.InvalidateReq_hits::cpu3.data 227060 # number of InvalidateReq hits
system.l2c.InvalidateReq_hits::total 732307 # number of InvalidateReq hits
system.l2c.demand_hits::cpu0.dtb.walker 159297 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.itb.walker 109140 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.inst 5469517 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.data 3220888 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.dtb.walker 56643 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.itb.walker 41295 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.inst 1702019 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.data 977950 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.dtb.walker 150644 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.itb.walker 54876 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.inst 3878850 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.data 1346177 # number of demand (read+write) hits
system.l2c.demand_hits::cpu3.dtb.walker 293874 # number of demand (read+write) hits
system.l2c.demand_hits::cpu3.itb.walker 106132 # number of demand (read+write) hits
system.l2c.demand_hits::cpu3.inst 4759689 # number of demand (read+write) hits
system.l2c.demand_hits::cpu3.data 2366799 # number of demand (read+write) hits
system.l2c.demand_hits::total 24693790 # number of demand (read+write) hits
system.l2c.overall_hits::cpu0.dtb.walker 159297 # number of overall hits
system.l2c.overall_hits::cpu0.itb.walker 109140 # number of overall hits
system.l2c.overall_hits::cpu0.inst 5469517 # number of overall hits
system.l2c.overall_hits::cpu0.data 3220888 # number of overall hits
system.l2c.overall_hits::cpu1.dtb.walker 56643 # number of overall hits
system.l2c.overall_hits::cpu1.itb.walker 41295 # number of overall hits
system.l2c.overall_hits::cpu1.inst 1702019 # number of overall hits
system.l2c.overall_hits::cpu1.data 977950 # number of overall hits
system.l2c.overall_hits::cpu2.dtb.walker 150644 # number of overall hits
system.l2c.overall_hits::cpu2.itb.walker 54876 # number of overall hits
system.l2c.overall_hits::cpu2.inst 3878850 # number of overall hits
system.l2c.overall_hits::cpu2.data 1346177 # number of overall hits
system.l2c.overall_hits::cpu3.dtb.walker 293874 # number of overall hits
system.l2c.overall_hits::cpu3.itb.walker 106132 # number of overall hits
system.l2c.overall_hits::cpu3.inst 4759689 # number of overall hits
system.l2c.overall_hits::cpu3.data 2366799 # number of overall hits
system.l2c.overall_hits::total 24693790 # number of overall hits
system.l2c.ReadReq_misses::cpu0.dtb.walker 1313 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.itb.walker 1455 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.dtb.walker 354 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.itb.walker 372 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu2.dtb.walker 551 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu2.itb.walker 482 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu3.dtb.walker 1178 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu3.itb.walker 1007 # number of ReadReq misses
system.l2c.ReadReq_misses::total 6712 # number of ReadReq misses
system.l2c.UpgradeReq_misses::cpu0.data 14153 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu1.data 4545 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu2.data 5812 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu3.data 9860 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 34370 # number of UpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu3.data 2 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::total 2 # number of SCUpgradeReq misses
system.l2c.ReadExReq_misses::cpu0.data 180888 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu1.data 54057 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu2.data 71223 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu3.data 110161 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 416329 # number of ReadExReq misses
system.l2c.ReadCleanReq_misses::cpu0.inst 36844 # number of ReadCleanReq misses
system.l2c.ReadCleanReq_misses::cpu1.inst 9475 # number of ReadCleanReq misses
system.l2c.ReadCleanReq_misses::cpu2.inst 24151 # number of ReadCleanReq misses
system.l2c.ReadCleanReq_misses::cpu3.inst 23862 # number of ReadCleanReq misses
system.l2c.ReadCleanReq_misses::total 94332 # number of ReadCleanReq misses
system.l2c.ReadSharedReq_misses::cpu0.data 124446 # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::cpu1.data 27482 # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::cpu2.data 38288 # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::cpu3.data 67055 # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::total 257271 # number of ReadSharedReq misses
system.l2c.InvalidateReq_misses::cpu0.data 372881 # number of InvalidateReq misses
system.l2c.InvalidateReq_misses::cpu1.data 18780 # number of InvalidateReq misses
system.l2c.InvalidateReq_misses::cpu2.data 30055 # number of InvalidateReq misses
system.l2c.InvalidateReq_misses::cpu3.data 72227 # number of InvalidateReq misses
system.l2c.InvalidateReq_misses::total 493943 # number of InvalidateReq misses
system.l2c.demand_misses::cpu0.dtb.walker 1313 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.itb.walker 1455 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.inst 36844 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.data 305334 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.dtb.walker 354 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.itb.walker 372 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.inst 9475 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.data 81539 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.dtb.walker 551 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.itb.walker 482 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.inst 24151 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.data 109511 # number of demand (read+write) misses
system.l2c.demand_misses::cpu3.dtb.walker 1178 # number of demand (read+write) misses
system.l2c.demand_misses::cpu3.itb.walker 1007 # number of demand (read+write) misses
system.l2c.demand_misses::cpu3.inst 23862 # number of demand (read+write) misses
system.l2c.demand_misses::cpu3.data 177216 # number of demand (read+write) misses
system.l2c.demand_misses::total 774644 # number of demand (read+write) misses
system.l2c.overall_misses::cpu0.dtb.walker 1313 # number of overall misses
system.l2c.overall_misses::cpu0.itb.walker 1455 # number of overall misses
system.l2c.overall_misses::cpu0.inst 36844 # number of overall misses
system.l2c.overall_misses::cpu0.data 305334 # number of overall misses
system.l2c.overall_misses::cpu1.dtb.walker 354 # number of overall misses
system.l2c.overall_misses::cpu1.itb.walker 372 # number of overall misses
system.l2c.overall_misses::cpu1.inst 9475 # number of overall misses
system.l2c.overall_misses::cpu1.data 81539 # number of overall misses
system.l2c.overall_misses::cpu2.dtb.walker 551 # number of overall misses
system.l2c.overall_misses::cpu2.itb.walker 482 # number of overall misses
system.l2c.overall_misses::cpu2.inst 24151 # number of overall misses
system.l2c.overall_misses::cpu2.data 109511 # number of overall misses
system.l2c.overall_misses::cpu3.dtb.walker 1178 # number of overall misses
system.l2c.overall_misses::cpu3.itb.walker 1007 # number of overall misses
system.l2c.overall_misses::cpu3.inst 23862 # number of overall misses
system.l2c.overall_misses::cpu3.data 177216 # number of overall misses
system.l2c.overall_misses::total 774644 # number of overall misses
system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 29933500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.itb.walker 31234500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu2.dtb.walker 47589000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu2.itb.walker 42741500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu3.dtb.walker 105379000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu3.itb.walker 89346000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::total 346223500 # number of ReadReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu1.data 65601500 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu2.data 87028000 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu3.data 149955000 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::total 302584500 # number of UpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::cpu3.data 82000 # number of SCUpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::total 82000 # number of SCUpgradeReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu1.data 4443541000 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu2.data 5842034000 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu3.data 10954737500 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total 21240312500 # number of ReadExReq miss cycles
system.l2c.ReadCleanReq_miss_latency::cpu1.inst 779339500 # number of ReadCleanReq miss cycles
system.l2c.ReadCleanReq_miss_latency::cpu2.inst 2046900000 # number of ReadCleanReq miss cycles
system.l2c.ReadCleanReq_miss_latency::cpu3.inst 2057848500 # number of ReadCleanReq miss cycles
system.l2c.ReadCleanReq_miss_latency::total 4884088000 # number of ReadCleanReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu1.data 2310202000 # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu2.data 3245734000 # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu3.data 6006240500 # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::total 11562176500 # number of ReadSharedReq miss cycles
system.l2c.InvalidateReq_miss_latency::cpu2.data 317500 # number of InvalidateReq miss cycles
system.l2c.InvalidateReq_miss_latency::cpu3.data 926000 # number of InvalidateReq miss cycles
system.l2c.InvalidateReq_miss_latency::total 1243500 # number of InvalidateReq miss cycles
system.l2c.demand_miss_latency::cpu1.dtb.walker 29933500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.itb.walker 31234500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.inst 779339500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.data 6753743000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.dtb.walker 47589000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.itb.walker 42741500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.inst 2046900000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.data 9087768000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu3.dtb.walker 105379000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu3.itb.walker 89346000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu3.inst 2057848500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu3.data 16960978000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total 38032800500 # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu1.dtb.walker 29933500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.itb.walker 31234500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.inst 779339500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.data 6753743000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.dtb.walker 47589000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.itb.walker 42741500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.inst 2046900000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.data 9087768000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu3.dtb.walker 105379000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu3.itb.walker 89346000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu3.inst 2057848500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu3.data 16960978000 # number of overall miss cycles
system.l2c.overall_miss_latency::total 38032800500 # number of overall miss cycles
system.l2c.ReadReq_accesses::cpu0.dtb.walker 160610 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.itb.walker 110595 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.dtb.walker 56997 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.itb.walker 41667 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu2.dtb.walker 151195 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu2.itb.walker 55358 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu3.dtb.walker 295052 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu3.itb.walker 107139 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total 978613 # number of ReadReq accesses(hits+misses)
system.l2c.WritebackDirty_accesses::writebacks 7599024 # number of WritebackDirty accesses(hits+misses)
system.l2c.WritebackDirty_accesses::total 7599024 # number of WritebackDirty accesses(hits+misses)
system.l2c.WritebackClean_accesses::writebacks 15901483 # number of WritebackClean accesses(hits+misses)
system.l2c.WritebackClean_accesses::total 15901483 # number of WritebackClean accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu0.data 18006 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu1.data 5753 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu2.data 7454 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu3.data 12626 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 43839 # number of UpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu3.data 9 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::total 9 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu0.data 806376 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu1.data 248481 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu2.data 356523 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu3.data 593032 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 2004412 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::cpu0.inst 5506361 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::cpu1.inst 1711494 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::cpu2.inst 3903001 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::cpu3.inst 4783551 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::total 15904407 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu0.data 2719846 # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu1.data 811008 # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu2.data 1099165 # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu3.data 1950983 # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::total 6581002 # number of ReadSharedReq accesses(hits+misses)
system.l2c.InvalidateReq_accesses::cpu0.data 658326 # number of InvalidateReq accesses(hits+misses)
system.l2c.InvalidateReq_accesses::cpu1.data 110099 # number of InvalidateReq accesses(hits+misses)
system.l2c.InvalidateReq_accesses::cpu2.data 158538 # number of InvalidateReq accesses(hits+misses)
system.l2c.InvalidateReq_accesses::cpu3.data 299287 # number of InvalidateReq accesses(hits+misses)
system.l2c.InvalidateReq_accesses::total 1226250 # number of InvalidateReq accesses(hits+misses)
system.l2c.demand_accesses::cpu0.dtb.walker 160610 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.itb.walker 110595 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.inst 5506361 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.data 3526222 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.dtb.walker 56997 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.itb.walker 41667 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.inst 1711494 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.data 1059489 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.dtb.walker 151195 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.itb.walker 55358 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.inst 3903001 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.data 1455688 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu3.dtb.walker 295052 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu3.itb.walker 107139 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu3.inst 4783551 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu3.data 2544015 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 25468434 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu0.dtb.walker 160610 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.itb.walker 110595 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.inst 5506361 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.data 3526222 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.dtb.walker 56997 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.itb.walker 41667 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.inst 1711494 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.data 1059489 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.dtb.walker 151195 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.itb.walker 55358 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.inst 3903001 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.data 1455688 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu3.dtb.walker 295052 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu3.itb.walker 107139 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu3.inst 4783551 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu3.data 2544015 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 25468434 # number of overall (read+write) accesses
system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.008175 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.013156 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.006211 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.itb.walker 0.008928 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu2.dtb.walker 0.003644 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu2.itb.walker 0.008707 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu3.dtb.walker 0.003993 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu3.itb.walker 0.009399 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::total 0.006859 # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu0.data 0.786016 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu1.data 0.790023 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu2.data 0.779716 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu3.data 0.780928 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::total 0.784005 # miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu3.data 0.222222 # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::total 0.222222 # miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu0.data 0.224322 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data 0.217550 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu2.data 0.199771 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu3.data 0.185759 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total 0.207706 # miss rate for ReadExReq accesses
system.l2c.ReadCleanReq_miss_rate::cpu0.inst 0.006691 # miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_miss_rate::cpu1.inst 0.005536 # miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_miss_rate::cpu2.inst 0.006188 # miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_miss_rate::cpu3.inst 0.004988 # miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_miss_rate::total 0.005931 # miss rate for ReadCleanReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu0.data 0.045755 # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu1.data 0.033886 # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu2.data 0.034834 # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu3.data 0.034370 # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::total 0.039093 # miss rate for ReadSharedReq accesses
system.l2c.InvalidateReq_miss_rate::cpu0.data 0.566408 # miss rate for InvalidateReq accesses
system.l2c.InvalidateReq_miss_rate::cpu1.data 0.170574 # miss rate for InvalidateReq accesses
system.l2c.InvalidateReq_miss_rate::cpu2.data 0.189576 # miss rate for InvalidateReq accesses
system.l2c.InvalidateReq_miss_rate::cpu3.data 0.241330 # miss rate for InvalidateReq accesses
system.l2c.InvalidateReq_miss_rate::total 0.402808 # miss rate for InvalidateReq accesses
system.l2c.demand_miss_rate::cpu0.dtb.walker 0.008175 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.itb.walker 0.013156 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.inst 0.006691 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.data 0.086590 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.dtb.walker 0.006211 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.itb.walker 0.008928 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst 0.005536 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data 0.076961 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.dtb.walker 0.003644 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.itb.walker 0.008707 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.inst 0.006188 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.data 0.075230 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu3.dtb.walker 0.003993 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu3.itb.walker 0.009399 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu3.inst 0.004988 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu3.data 0.069660 # miss rate for demand accesses
system.l2c.demand_miss_rate::total 0.030416 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.dtb.walker 0.008175 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.itb.walker 0.013156 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.inst 0.006691 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.data 0.086590 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.dtb.walker 0.006211 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.itb.walker 0.008928 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst 0.005536 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data 0.076961 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.dtb.walker 0.003644 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.itb.walker 0.008707 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.inst 0.006188 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.data 0.075230 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu3.dtb.walker 0.003993 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu3.itb.walker 0.009399 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu3.inst 0.004988 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu3.data 0.069660 # miss rate for overall accesses
system.l2c.overall_miss_rate::total 0.030416 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 84557.909605 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.itb.walker 83963.709677 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu2.dtb.walker 86368.421053 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu2.itb.walker 88675.311203 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu3.dtb.walker 89455.857385 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu3.itb.walker 88724.925521 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::total 51582.762217 # average ReadReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 14433.773377 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu2.data 14973.847213 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu3.data 15208.417850 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::total 8803.738726 # average UpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu3.data 41000 # average SCUpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::total 41000 # average SCUpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu1.data 82201.028544 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu2.data 82024.542634 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu3.data 99442.974374 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::total 51018.095064 # average ReadExReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 82252.189974 # average ReadCleanReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::cpu2.inst 84754.254482 # average ReadCleanReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::cpu3.inst 86239.564999 # average ReadCleanReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::total 51775.516262 # average ReadCleanReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 84062.368095 # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu2.data 84771.573339 # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu3.data 89571.851465 # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::total 44941.623813 # average ReadSharedReq miss latency
system.l2c.InvalidateReq_avg_miss_latency::cpu2.data 10.563966 # average InvalidateReq miss latency
system.l2c.InvalidateReq_avg_miss_latency::cpu3.data 12.820690 # average InvalidateReq miss latency
system.l2c.InvalidateReq_avg_miss_latency::total 2.517497 # average InvalidateReq miss latency
system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 84557.909605 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.itb.walker 83963.709677 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.inst 82252.189974 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.data 82828.376605 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.dtb.walker 86368.421053 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.itb.walker 88675.311203 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.inst 84754.254482 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.data 82984.978678 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu3.dtb.walker 89455.857385 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu3.itb.walker 88724.925521 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu3.inst 86239.564999 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu3.data 95707.938335 # average overall miss latency
system.l2c.demand_avg_miss_latency::total 49097.134297 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 84557.909605 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.itb.walker 83963.709677 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.inst 82252.189974 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.data 82828.376605 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.dtb.walker 86368.421053 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.itb.walker 88675.311203 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.inst 84754.254482 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.data 82984.978678 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu3.dtb.walker 89455.857385 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu3.itb.walker 88724.925521 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu3.inst 86239.564999 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu3.data 95707.938335 # average overall miss latency
system.l2c.overall_avg_miss_latency::total 49097.134297 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2c.writebacks::writebacks 983000 # number of writebacks
system.l2c.writebacks::total 983000 # number of writebacks
system.l2c.ReadReq_mshr_hits::cpu3.itb.walker 11 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::total 11 # number of ReadReq MSHR hits
system.l2c.ReadCleanReq_mshr_hits::cpu2.inst 1 # number of ReadCleanReq MSHR hits
system.l2c.ReadCleanReq_mshr_hits::total 1 # number of ReadCleanReq MSHR hits
system.l2c.ReadSharedReq_mshr_hits::cpu2.data 2 # number of ReadSharedReq MSHR hits
system.l2c.ReadSharedReq_mshr_hits::cpu3.data 2 # number of ReadSharedReq MSHR hits
system.l2c.ReadSharedReq_mshr_hits::total 4 # number of ReadSharedReq MSHR hits
system.l2c.demand_mshr_hits::cpu2.inst 1 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu2.data 2 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu3.itb.walker 11 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu3.data 2 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::total 16 # number of demand (read+write) MSHR hits
system.l2c.overall_mshr_hits::cpu2.inst 1 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu2.data 2 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu3.itb.walker 11 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu3.data 2 # number of overall MSHR hits
system.l2c.overall_mshr_hits::total 16 # number of overall MSHR hits
system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 354 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.itb.walker 372 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu2.dtb.walker 551 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu2.itb.walker 482 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu3.dtb.walker 1178 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu3.itb.walker 996 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::total 3933 # number of ReadReq MSHR misses
system.l2c.CleanEvict_mshr_misses::writebacks 1 # number of CleanEvict MSHR misses
system.l2c.CleanEvict_mshr_misses::total 1 # number of CleanEvict MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu1.data 4545 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu2.data 5812 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu3.data 9860 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total 20217 # number of UpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu3.data 2 # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::total 2 # number of SCUpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu1.data 54057 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu2.data 71223 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu3.data 110161 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total 235441 # number of ReadExReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::cpu1.inst 9475 # number of ReadCleanReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::cpu2.inst 24150 # number of ReadCleanReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::cpu3.inst 23862 # number of ReadCleanReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::total 57487 # number of ReadCleanReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu1.data 27482 # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu2.data 38286 # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu3.data 67053 # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::total 132821 # number of ReadSharedReq MSHR misses
system.l2c.InvalidateReq_mshr_misses::cpu1.data 18780 # number of InvalidateReq MSHR misses
system.l2c.InvalidateReq_mshr_misses::cpu2.data 30055 # number of InvalidateReq MSHR misses
system.l2c.InvalidateReq_mshr_misses::cpu3.data 72227 # number of InvalidateReq MSHR misses
system.l2c.InvalidateReq_mshr_misses::total 121062 # number of InvalidateReq MSHR misses
system.l2c.demand_mshr_misses::cpu1.dtb.walker 354 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.itb.walker 372 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.inst 9475 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.data 81539 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.dtb.walker 551 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.itb.walker 482 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.inst 24150 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.data 109509 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu3.dtb.walker 1178 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu3.itb.walker 996 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu3.inst 23862 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu3.data 177214 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total 429682 # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu1.dtb.walker 354 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.itb.walker 372 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.inst 9475 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.data 81539 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.dtb.walker 551 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.itb.walker 482 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.inst 24150 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.data 109509 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu3.dtb.walker 1178 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu3.itb.walker 996 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu3.inst 23862 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu3.data 177214 # number of overall MSHR misses
system.l2c.overall_mshr_misses::total 429682 # number of overall MSHR misses
system.l2c.ReadReq_mshr_uncacheable::cpu1.data 4882 # number of ReadReq MSHR uncacheable
system.l2c.ReadReq_mshr_uncacheable::cpu2.data 4749 # number of ReadReq MSHR uncacheable
system.l2c.ReadReq_mshr_uncacheable::cpu3.data 4953 # number of ReadReq MSHR uncacheable
system.l2c.ReadReq_mshr_uncacheable::total 14584 # number of ReadReq MSHR uncacheable
system.l2c.WriteReq_mshr_uncacheable::cpu1.data 4421 # number of WriteReq MSHR uncacheable
system.l2c.WriteReq_mshr_uncacheable::cpu2.data 4248 # number of WriteReq MSHR uncacheable
system.l2c.WriteReq_mshr_uncacheable::cpu3.data 4892 # number of WriteReq MSHR uncacheable
system.l2c.WriteReq_mshr_uncacheable::total 13561 # number of WriteReq MSHR uncacheable
system.l2c.overall_mshr_uncacheable_misses::cpu1.data 9303 # number of overall MSHR uncacheable misses
system.l2c.overall_mshr_uncacheable_misses::cpu2.data 8997 # number of overall MSHR uncacheable misses
system.l2c.overall_mshr_uncacheable_misses::cpu3.data 9845 # number of overall MSHR uncacheable misses
system.l2c.overall_mshr_uncacheable_misses::total 28145 # number of overall MSHR uncacheable misses
system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 26393500 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker 27514500 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu2.dtb.walker 42079000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu2.itb.walker 37921500 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu3.dtb.walker 93598501 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu3.itb.walker 78350001 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::total 305857002 # number of ReadReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 85951500 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data 110477500 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu3.data 187271500 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total 383700500 # number of UpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu3.data 91500 # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::total 91500 # number of SCUpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 3902971000 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 5129804000 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu3.data 9853122510 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total 18885897510 # number of ReadExReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst 684589500 # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::cpu2.inst 1805331500 # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::cpu3.inst 1819221514 # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::total 4309142514 # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data 2035376511 # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu2.data 2862781005 # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu3.data 5335557553 # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::total 10233715069 # number of ReadSharedReq MSHR miss cycles
system.l2c.InvalidateReq_mshr_miss_latency::cpu1.data 351710500 # number of InvalidateReq MSHR miss cycles
system.l2c.InvalidateReq_mshr_miss_latency::cpu2.data 584849000 # number of InvalidateReq MSHR miss cycles
system.l2c.InvalidateReq_mshr_miss_latency::cpu3.data 1463832250 # number of InvalidateReq MSHR miss cycles
system.l2c.InvalidateReq_mshr_miss_latency::total 2400391750 # number of InvalidateReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 26393500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.itb.walker 27514500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.inst 684589500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.data 5938347511 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.dtb.walker 42079000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.itb.walker 37921500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.inst 1805331500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.data 7992585005 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu3.dtb.walker 93598501 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu3.itb.walker 78350001 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu3.inst 1819221514 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu3.data 15188680063 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total 33734612095 # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 26393500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.itb.walker 27514500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.inst 684589500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.data 5938347511 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.dtb.walker 42079000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.itb.walker 37921500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.inst 1805331500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.data 7992585005 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu3.dtb.walker 93598501 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu3.itb.walker 78350001 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu3.inst 1819221514 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu3.data 15188680063 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total 33734612095 # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 834447000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu2.data 789828000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu3.data 841649000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::total 2465924000 # number of ReadReq MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.data 834447000 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu2.data 789828000 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu3.data 841649000 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::total 2465924000 # number of overall MSHR uncacheable cycles
system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.006211 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.008928 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu2.dtb.walker 0.003644 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu2.itb.walker 0.008707 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu3.dtb.walker 0.003993 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu3.itb.walker 0.009296 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::total 0.004019 # mshr miss rate for ReadReq accesses
system.l2c.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses
system.l2c.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.790023 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data 0.779716 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu3.data 0.780928 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::total 0.461165 # mshr miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu3.data 0.222222 # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.222222 # mshr miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.217550 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 0.199771 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu3.data 0.185759 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::total 0.117461 # mshr miss rate for ReadExReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst 0.005536 # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::cpu2.inst 0.006188 # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::cpu3.inst 0.004988 # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::total 0.003615 # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data 0.033886 # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu2.data 0.034832 # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu3.data 0.034369 # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::total 0.020182 # mshr miss rate for ReadSharedReq accesses
system.l2c.InvalidateReq_mshr_miss_rate::cpu1.data 0.170574 # mshr miss rate for InvalidateReq accesses
system.l2c.InvalidateReq_mshr_miss_rate::cpu2.data 0.189576 # mshr miss rate for InvalidateReq accesses
system.l2c.InvalidateReq_mshr_miss_rate::cpu3.data 0.241330 # mshr miss rate for InvalidateReq accesses
system.l2c.InvalidateReq_mshr_miss_rate::total 0.098725 # mshr miss rate for InvalidateReq accesses
system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.006211 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.008928 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.inst 0.005536 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.data 0.076961 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.dtb.walker 0.003644 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.itb.walker 0.008707 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.inst 0.006188 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.data 0.075228 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu3.dtb.walker 0.003993 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu3.itb.walker 0.009296 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu3.inst 0.004988 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu3.data 0.069659 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::total 0.016871 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.006211 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.008928 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.inst 0.005536 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.data 0.076961 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.dtb.walker 0.003644 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.itb.walker 0.008707 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.inst 0.006188 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.data 0.075228 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu3.dtb.walker 0.003993 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu3.itb.walker 0.009296 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu3.inst 0.004988 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu3.data 0.069659 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::total 0.016871 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 74557.909605 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 73963.709677 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.dtb.walker 76368.421053 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.itb.walker 78675.311203 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu3.dtb.walker 79455.433786 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu3.itb.walker 78664.659639 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::total 77766.845156 # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 18911.221122 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 19008.516862 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu3.data 18993.052738 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::total 18979.101746 # average UpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data 45750 # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 45750 # average SCUpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 72201.028544 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 72024.542634 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu3.data 89442.929077 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::total 80214.990210 # average ReadExReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 72252.189974 # average ReadCleanReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 74754.927536 # average ReadCleanReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 76239.272232 # average ReadCleanReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 74958.556091 # average ReadCleanReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 74062.168365 # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 74773.572716 # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 79572.242152 # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 77048.923506 # average ReadSharedReq mshr miss latency
system.l2c.InvalidateReq_avg_mshr_miss_latency::cpu1.data 18727.928647 # average InvalidateReq mshr miss latency
system.l2c.InvalidateReq_avg_mshr_miss_latency::cpu2.data 19459.291299 # average InvalidateReq mshr miss latency
system.l2c.InvalidateReq_avg_mshr_miss_latency::cpu3.data 20267.105791 # average InvalidateReq mshr miss latency
system.l2c.InvalidateReq_avg_mshr_miss_latency::total 19827.788654 # average InvalidateReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 74557.909605 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 73963.709677 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 72252.189974 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.data 72828.309288 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.dtb.walker 76368.421053 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.itb.walker 78675.311203 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 74754.927536 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.data 72985.645061 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu3.dtb.walker 79455.433786 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu3.itb.walker 78664.659639 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu3.inst 76239.272232 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu3.data 85708.127253 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::total 78510.647630 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 74557.909605 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 73963.709677 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 72252.189974 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.data 72828.309288 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.dtb.walker 76368.421053 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.itb.walker 78675.311203 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 74754.927536 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.data 72985.645061 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu3.dtb.walker 79455.433786 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu3.itb.walker 78664.659639 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu3.inst 76239.272232 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu3.data 85708.127253 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::total 78510.647630 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 170923.187218 # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu2.data 166314.592546 # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu3.data 169927.114880 # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 169084.201865 # average ReadReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 89696.549500 # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu2.data 87787.929310 # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu3.data 85489.994921 # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::total 87614.993782 # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests 2708332 # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests 1355057 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests 2739 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.trans_dist::ReadReq 76738 # Transaction distribution
system.membus.trans_dist::ReadResp 443894 # Transaction distribution
system.membus.trans_dist::WriteReq 33648 # Transaction distribution
system.membus.trans_dist::WriteResp 33648 # Transaction distribution
system.membus.trans_dist::WritebackDirty 1089631 # Transaction distribution
system.membus.trans_dist::CleanEvict 200219 # Transaction distribution
system.membus.trans_dist::UpgradeReq 35037 # Transaction distribution
system.membus.trans_dist::SCUpgradeReq 2 # Transaction distribution
system.membus.trans_dist::UpgradeResp 14486 # Transaction distribution
system.membus.trans_dist::ReadExReq 415725 # Transaction distribution
system.membus.trans_dist::ReadExResp 415725 # Transaction distribution
system.membus.trans_dist::ReadSharedReq 367156 # Transaction distribution
system.membus.trans_dist::InvalidateReq 600547 # Transaction distribution
system.membus.trans_dist::InvalidateResp 436040 # Transaction distribution
system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 122576 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 58 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 6760 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 3729876 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::total 3859270 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 302047 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total 302047 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 4161317 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 155706 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port 132 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio 13520 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 112629920 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::total 112799278 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 7328576 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total 7328576 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 120127854 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 1179 # Total snoops (count)
system.membus.snoop_fanout::samples 2232317 # Request fanout histogram
system.membus.snoop_fanout::mean 0.015391 # Request fanout histogram
system.membus.snoop_fanout::stdev 0.123101 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 2197960 98.46% 98.46% # Request fanout histogram
system.membus.snoop_fanout::1 34357 1.54% 100.00% # Request fanout histogram
system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 0 # Request fanout histogram
system.membus.snoop_fanout::max_value 1 # Request fanout histogram
system.membus.snoop_fanout::total 2232317 # Request fanout histogram
system.membus.reqLayer0.occupancy 46873500 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer2.occupancy 1706000 # Layer occupancy (ticks)
system.membus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer5.occupancy 3219472355 # Layer occupancy (ticks)
system.membus.reqLayer5.utilization 0.0 # Layer utilization (%)
system.membus.respLayer2.occupancy 2319703830 # Layer occupancy (ticks)
system.membus.respLayer2.utilization 0.0 # Layer utilization (%)
system.membus.respLayer3.occupancy 28713899 # Layer occupancy (ticks)
system.membus.respLayer3.utilization 0.0 # Layer utilization (%)
system.realview.dcc.osc_cpu.clock 16667 # Clock period in ticks
system.realview.dcc.osc_ddr.clock 25000 # Clock period in ticks
system.realview.dcc.osc_hsbm.clock 25000 # Clock period in ticks
system.realview.dcc.osc_pxl.clock 42105 # Clock period in ticks
system.realview.dcc.osc_smb.clock 20000 # Clock period in ticks
system.realview.dcc.osc_sys.clock 16667 # Clock period in ticks
system.realview.ethernet.txBytes 966 # Bytes Transmitted
system.realview.ethernet.txPackets 3 # Number of Packets Transmitted
system.realview.ethernet.txIpChecksums 0 # Number of tx IP Checksums done by device
system.realview.ethernet.txTcpChecksums 0 # Number of tx TCP Checksums done by device
system.realview.ethernet.txUdpChecksums 0 # Number of tx UDP Checksums done by device
system.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA
system.realview.ethernet.totBandwidth 151 # Total Bandwidth (bits/s)
system.realview.ethernet.totPackets 3 # Total Packets
system.realview.ethernet.totBytes 966 # Total Bytes
system.realview.ethernet.totPPS 0 # Total Tranmission Rate (packets/s)
system.realview.ethernet.txBandwidth 151 # Transmit Bandwidth (bits/s)
system.realview.ethernet.txPPS 0 # Packet Tranmission Rate (packets/s)
system.realview.ethernet.postedSwi 0 # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi 0 # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi 0 # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle 0 # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk 0 # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk 0 # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc 0 # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk 0 # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk 0 # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle 0 # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc 0 # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn 0 # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal 0 # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts 18 # number of posts to CPU
system.realview.ethernet.droppedPackets 0 # number of packets dropped
system.realview.mcc.osc_clcd.clock 42105 # Clock period in ticks
system.realview.mcc.osc_mcc.clock 20000 # Clock period in ticks
system.realview.mcc.osc_peripheral.clock 41667 # Clock period in ticks
system.realview.mcc.osc_system_bus.clock 41667 # Clock period in ticks
system.toL2Bus.snoop_filter.tot_requests 52099554 # Total number of requests made to the snoop filter.
system.toL2Bus.snoop_filter.hit_single_requests 26383185 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.toL2Bus.snoop_filter.hit_multi_requests 3169 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.toL2Bus.snoop_filter.tot_snoops 2082 # Total number of snoops made to the snoop filter.
system.toL2Bus.snoop_filter.hit_single_snoops 2082 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.toL2Bus.trans_dist::ReadReq 1490866 # Transaction distribution
system.toL2Bus.trans_dist::ReadResp 23977004 # Transaction distribution
system.toL2Bus.trans_dist::WriteReq 33648 # Transaction distribution
system.toL2Bus.trans_dist::WriteResp 33648 # Transaction distribution
system.toL2Bus.trans_dist::WritebackDirty 8032732 # Transaction distribution
system.toL2Bus.trans_dist::WritebackClean 15904025 # Transaction distribution
system.toL2Bus.trans_dist::CleanEvict 2315696 # Transaction distribution
system.toL2Bus.trans_dist::UpgradeReq 43839 # Transaction distribution
system.toL2Bus.trans_dist::SCUpgradeReq 9 # Transaction distribution
system.toL2Bus.trans_dist::UpgradeResp 43848 # Transaction distribution
system.toL2Bus.trans_dist::ReadExReq 2004412 # Transaction distribution
system.toL2Bus.trans_dist::ReadExResp 2004412 # Transaction distribution
system.toL2Bus.trans_dist::ReadCleanReq 15904657 # Transaction distribution
system.toL2Bus.trans_dist::ReadSharedReq 6582020 # Transaction distribution
system.toL2Bus.trans_dist::InvalidateReq 1233125 # Transaction distribution
system.toL2Bus.trans_dist::InvalidateResp 1226250 # Transaction distribution
system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 47799339 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 29657154 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side 806902 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 1734280 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count::total 79997675 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 2035912148 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 1036024666 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side 2901928 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 6114504 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size::total 3080953246 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.snoops 1497196 # Total snoops (count)
system.toL2Bus.snoop_fanout::samples 38183781 # Request fanout histogram
system.toL2Bus.snoop_fanout::mean 0.016504 # Request fanout histogram
system.toL2Bus.snoop_fanout::stdev 0.127404 # Request fanout histogram
system.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::0 37553594 98.35% 98.35% # Request fanout histogram
system.toL2Bus.snoop_fanout::1 630187 1.65% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram
system.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram
system.toL2Bus.snoop_fanout::total 38183781 # Request fanout histogram
system.toL2Bus.reqLayer0.occupancy 31295495912 # Layer occupancy (ticks)
system.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%)
system.toL2Bus.snoopLayer0.occupancy 884168 # Layer occupancy (ticks)
system.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer0.occupancy 15602902016 # Layer occupancy (ticks)
system.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer1.occupancy 7909503562 # Layer occupancy (ticks)
system.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer2.occupancy 285711732 # Layer occupancy (ticks)
system.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer3.occupancy 709709811 # Layer occupancy (ticks)
system.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%)
system.cpu3.kern.inst.arm 0 # number of arm instructions executed
system.cpu3.kern.inst.quiesce 0 # number of quiesce instructions executed
---------- End Simulation Statistics ----------
|