blob: e92014927c74d0072b301866ac211e467d89c27d (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
|
---------- Begin Simulation Statistics ----------
sim_seconds 5.145152 # Number of seconds simulated
sim_ticks 5145151650500 # Number of ticks simulated
final_tick 5145151650500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 272385 # Simulator instruction rate (inst/s)
host_op_rate 541465 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 5759353840 # Simulator tick rate (ticks/s)
host_mem_usage 1031560 # Number of bytes of host memory used
host_seconds 893.36 # Real time elapsed on the host
sim_insts 243336751 # Number of instructions simulated
sim_ops 483720414 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu0.itb.walker 256 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.inst 460480 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data 5461312 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst 120640 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data 2033024 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.dtb.walker 2048 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.itb.walker 64 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst 372928 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data 2832128 # Number of bytes read from this memory
system.physmem.bytes_read::pc.south_bridge.ide 28352 # Number of bytes read from this memory
system.physmem.bytes_read::total 11311232 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst 460480 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst 120640 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst 372928 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 954048 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 9134592 # Number of bytes written to this memory
system.physmem.bytes_written::total 9134592 # Number of bytes written to this memory
system.physmem.num_reads::cpu0.itb.walker 4 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.inst 7195 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data 85333 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst 1885 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data 31766 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.dtb.walker 32 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.itb.walker 1 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst 5827 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data 44252 # Number of read requests responded to by this memory
system.physmem.num_reads::pc.south_bridge.ide 443 # Number of read requests responded to by this memory
system.physmem.num_reads::total 176738 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 142728 # Number of write requests responded to by this memory
system.physmem.num_writes::total 142728 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.itb.walker 50 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.inst 89498 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data 1061448 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst 23447 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data 395134 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.dtb.walker 398 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.itb.walker 12 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst 72481 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data 550446 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::pc.south_bridge.ide 5510 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 2198425 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst 89498 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst 23447 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst 72481 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 185427 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 1775379 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 1775379 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 1775379 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.itb.walker 50 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst 89498 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data 1061448 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst 23447 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data 395134 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.dtb.walker 398 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.itb.walker 12 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst 72481 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data 550446 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::pc.south_bridge.ide 5510 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 3973804 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 84206 # Number of read requests accepted
system.physmem.writeReqs 79488 # Number of write requests accepted
system.physmem.readBursts 84206 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 79488 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 5382080 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 7104 # Total number of bytes read from write queue
system.physmem.bytesWritten 5087168 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 5389184 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 5087232 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 111 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 5096 # Per bank write bursts
system.physmem.perBankRdBursts::1 4624 # Per bank write bursts
system.physmem.perBankRdBursts::2 5310 # Per bank write bursts
system.physmem.perBankRdBursts::3 5338 # Per bank write bursts
system.physmem.perBankRdBursts::4 5132 # Per bank write bursts
system.physmem.perBankRdBursts::5 4140 # Per bank write bursts
system.physmem.perBankRdBursts::6 4924 # Per bank write bursts
system.physmem.perBankRdBursts::7 5068 # Per bank write bursts
system.physmem.perBankRdBursts::8 5142 # Per bank write bursts
system.physmem.perBankRdBursts::9 4820 # Per bank write bursts
system.physmem.perBankRdBursts::10 5253 # Per bank write bursts
system.physmem.perBankRdBursts::11 5392 # Per bank write bursts
system.physmem.perBankRdBursts::12 5342 # Per bank write bursts
system.physmem.perBankRdBursts::13 6011 # Per bank write bursts
system.physmem.perBankRdBursts::14 6494 # Per bank write bursts
system.physmem.perBankRdBursts::15 6009 # Per bank write bursts
system.physmem.perBankWrBursts::0 5355 # Per bank write bursts
system.physmem.perBankWrBursts::1 5372 # Per bank write bursts
system.physmem.perBankWrBursts::2 5018 # Per bank write bursts
system.physmem.perBankWrBursts::3 4968 # Per bank write bursts
system.physmem.perBankWrBursts::4 5041 # Per bank write bursts
system.physmem.perBankWrBursts::5 4268 # Per bank write bursts
system.physmem.perBankWrBursts::6 4490 # Per bank write bursts
system.physmem.perBankWrBursts::7 4780 # Per bank write bursts
system.physmem.perBankWrBursts::8 5008 # Per bank write bursts
system.physmem.perBankWrBursts::9 4638 # Per bank write bursts
system.physmem.perBankWrBursts::10 4962 # Per bank write bursts
system.physmem.perBankWrBursts::11 5159 # Per bank write bursts
system.physmem.perBankWrBursts::12 4729 # Per bank write bursts
system.physmem.perBankWrBursts::13 5005 # Per bank write bursts
system.physmem.perBankWrBursts::14 5381 # Per bank write bursts
system.physmem.perBankWrBursts::15 5313 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 7 # Number of times write queue was full causing retry
system.physmem.totGap 5144151504000 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 84206 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 79488 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 79978 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 3257 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 412 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 132 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 44 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 35 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 35 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 32 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 27 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 28 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 27 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 27 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 25 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 25 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 7 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 2 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 128 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 65 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 60 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 57 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 55 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 54 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 55 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 53 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 55 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 53 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 53 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 52 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 53 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 53 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 54 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 1311 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 2159 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 4576 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 3949 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 4494 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 3944 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 3899 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 4115 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 4608 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 4406 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 4576 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 5244 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 4591 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 4752 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 5644 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 4563 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 4313 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 4378 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 844 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 108 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 99 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 101 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 135 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 120 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 138 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 78 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 127 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 95 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 89 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 119 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 128 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 60 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 114 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 91 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 96 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 49 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 71 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 61 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 45 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 44 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 34 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 26 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 26 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 46 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 24 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 28 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 37 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 16 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 17 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 38528 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 271.729236 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 163.741988 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 299.469956 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 15728 40.82% 40.82% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 9476 24.60% 65.42% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 4018 10.43% 75.85% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 2235 5.80% 81.65% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 1484 3.85% 85.50% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 1040 2.70% 88.20% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 621 1.61% 89.81% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 586 1.52% 91.33% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 3340 8.67% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 38528 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 3767 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 22.323865 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 241.560167 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-511 3765 99.95% 99.95% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::1536-2047 1 0.03% 99.97% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::14336-14847 1 0.03% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 3767 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 3767 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 21.100876 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 18.013157 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 16.139837 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::0-3 73 1.94% 1.94% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::4-7 5 0.13% 2.07% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::8-11 2 0.05% 2.12% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::12-15 10 0.27% 2.39% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16-19 3150 83.62% 86.01% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::20-23 90 2.39% 88.40% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::24-27 37 0.98% 89.38% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::28-31 29 0.77% 90.15% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::32-35 11 0.29% 90.44% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::36-39 15 0.40% 90.84% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::40-43 49 1.30% 92.14% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::44-47 5 0.13% 92.28% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::48-51 97 2.57% 94.85% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::52-55 5 0.13% 94.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::56-59 5 0.13% 95.12% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::60-63 6 0.16% 95.27% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::64-67 56 1.49% 96.76% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::68-71 2 0.05% 96.81% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::72-75 4 0.11% 96.92% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::76-79 26 0.69% 97.61% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::80-83 71 1.88% 99.50% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::120-123 1 0.03% 99.52% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::128-131 9 0.24% 99.76% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::140-143 1 0.03% 99.79% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::148-151 2 0.05% 99.84% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::156-159 1 0.03% 99.87% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::176-179 4 0.11% 99.97% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::188-191 1 0.03% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 3767 # Writes before turning the bus around for reads
system.physmem.totQLat 976693078 # Total ticks spent queuing
system.physmem.totMemAccLat 2553474328 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 420475000 # Total ticks spent in databus transfers
system.physmem.avgQLat 11614.16 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 30364.16 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 1.05 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 0.99 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 1.05 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 0.99 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 0.02 # Data bus utilization in percentage
system.physmem.busUtilRead 0.01 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.01 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing
system.physmem.avgWrQLen 6.49 # Average write queue length when enqueuing
system.physmem.readRowHits 66583 # Number of row buffer hits during reads
system.physmem.writeRowHits 58470 # Number of row buffer hits during writes
system.physmem.readRowHitRate 79.18 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 73.56 # Row buffer hit rate for writes
system.physmem.avgGap 31425412.68 # Average gap between requests
system.physmem.pageHitRate 76.45 # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy 137463480 # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy 74835750 # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy 309129600 # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy 254612160 # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy 250601076960 # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy 95881334760 # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy 2241313470000 # Energy for precharge background per rank (pJ)
system.physmem_0.totalEnergy 2588571922710 # Total energy per rank (pJ)
system.physmem_0.averagePower 667.897936 # Core power per rank (mW)
system.physmem_0.memoryStateTime::IDLE 3690036314984 # Time in different power states
system.physmem_0.memoryStateTime::REF 128119160000 # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_0.memoryStateTime::ACT 19076389516 # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states
system.physmem_1.actEnergy 153808200 # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy 83729250 # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy 346803600 # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy 260463600 # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy 250601076960 # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy 96592845240 # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy 2234121702750 # Energy for precharge background per rank (pJ)
system.physmem_1.totalEnergy 2582160429600 # Total energy per rank (pJ)
system.physmem_1.averagePower 668.130643 # Core power per rank (mW)
system.physmem_1.memoryStateTime::IDLE 3689011276980 # Time in different power states
system.physmem_1.memoryStateTime::REF 128119160000 # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_1.memoryStateTime::ACT 20078331770 # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu0.apic_clk_domain.clock 8000 # Clock period in ticks
system.cpu0.numCycles 1088692410 # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu0.kern.inst.arm 0 # number of arm instructions executed
system.cpu0.kern.inst.quiesce 0 # number of quiesce instructions executed
system.cpu0.committedInsts 72035509 # Number of instructions committed
system.cpu0.committedOps 146805199 # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses 134737053 # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses 0 # Number of float alu accesses
system.cpu0.num_func_calls 969730 # number of times a function call or return occured
system.cpu0.num_conditional_control_insts 14267962 # number of instructions that are conditional controls
system.cpu0.num_int_insts 134737053 # number of integer instructions
system.cpu0.num_fp_insts 0 # number of float instructions
system.cpu0.num_int_register_reads 247210570 # number of times the integer registers were read
system.cpu0.num_int_register_writes 115779061 # number of times the integer registers were written
system.cpu0.num_fp_register_reads 0 # number of times the floating registers were read
system.cpu0.num_fp_register_writes 0 # number of times the floating registers were written
system.cpu0.num_cc_register_reads 83908421 # number of times the CC registers were read
system.cpu0.num_cc_register_writes 55985088 # number of times the CC registers were written
system.cpu0.num_mem_refs 13846193 # number of memory refs
system.cpu0.num_load_insts 10242461 # Number of load instructions
system.cpu0.num_store_insts 3603732 # Number of store instructions
system.cpu0.num_idle_cycles 1032281888.672235 # Number of idle cycles
system.cpu0.num_busy_cycles 56410521.327765 # Number of busy cycles
system.cpu0.not_idle_fraction 0.051815 # Percentage of non-idle cycles
system.cpu0.idle_fraction 0.948185 # Percentage of idle cycles
system.cpu0.Branches 15596726 # Number of branches fetched
system.cpu0.op_class::No_OpClass 94997 0.06% 0.06% # Class of executed instruction
system.cpu0.op_class::IntAlu 132756064 90.43% 90.49% # Class of executed instruction
system.cpu0.op_class::IntMult 60391 0.04% 90.54% # Class of executed instruction
system.cpu0.op_class::IntDiv 49910 0.03% 90.57% # Class of executed instruction
system.cpu0.op_class::FloatAdd 0 0.00% 90.57% # Class of executed instruction
system.cpu0.op_class::FloatCmp 0 0.00% 90.57% # Class of executed instruction
system.cpu0.op_class::FloatCvt 0 0.00% 90.57% # Class of executed instruction
system.cpu0.op_class::FloatMult 0 0.00% 90.57% # Class of executed instruction
system.cpu0.op_class::FloatDiv 0 0.00% 90.57% # Class of executed instruction
system.cpu0.op_class::FloatSqrt 0 0.00% 90.57% # Class of executed instruction
system.cpu0.op_class::SimdAdd 0 0.00% 90.57% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc 0 0.00% 90.57% # Class of executed instruction
system.cpu0.op_class::SimdAlu 0 0.00% 90.57% # Class of executed instruction
system.cpu0.op_class::SimdCmp 0 0.00% 90.57% # Class of executed instruction
system.cpu0.op_class::SimdCvt 0 0.00% 90.57% # Class of executed instruction
system.cpu0.op_class::SimdMisc 0 0.00% 90.57% # Class of executed instruction
system.cpu0.op_class::SimdMult 0 0.00% 90.57% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc 0 0.00% 90.57% # Class of executed instruction
system.cpu0.op_class::SimdShift 0 0.00% 90.57% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc 0 0.00% 90.57% # Class of executed instruction
system.cpu0.op_class::SimdSqrt 0 0.00% 90.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd 0 0.00% 90.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu 0 0.00% 90.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp 0 0.00% 90.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt 0 0.00% 90.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv 0 0.00% 90.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc 0 0.00% 90.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult 0 0.00% 90.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc 0 0.00% 90.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt 0 0.00% 90.57% # Class of executed instruction
system.cpu0.op_class::MemRead 10240627 6.98% 97.55% # Class of executed instruction
system.cpu0.op_class::MemWrite 3603732 2.45% 100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu0.op_class::total 146805721 # Class of executed instruction
system.cpu0.dcache.tags.replacements 1638200 # number of replacements
system.cpu0.dcache.tags.tagsinuse 511.999475 # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs 19659628 # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs 1638712 # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs 11.997000 # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle 7549500 # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data 187.218245 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu1.data 208.811458 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu2.data 115.969772 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data 0.365661 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu1.data 0.407835 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu2.data 0.226503 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total 0.999999 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0 102 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1 337 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2 72 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3 1 # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses 88377186 # Number of tag accesses
system.cpu0.dcache.tags.data_accesses 88377186 # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data 5005077 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::cpu1.data 2527211 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::cpu2.data 3978463 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total 11510751 # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data 3465490 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu1.data 1761689 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu2.data 2860342 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total 8087521 # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data 21684 # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu1.data 10242 # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu2.data 27640 # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total 59566 # number of SoftPFReq hits
system.cpu0.dcache.demand_hits::cpu0.data 8470567 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu1.data 4288900 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu2.data 6838805 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total 19598272 # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data 8492251 # number of overall hits
system.cpu0.dcache.overall_hits::cpu1.data 4299142 # number of overall hits
system.cpu0.dcache.overall_hits::cpu2.data 6866445 # number of overall hits
system.cpu0.dcache.overall_hits::total 19657838 # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data 368998 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu1.data 159305 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu2.data 765815 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total 1294118 # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data 134249 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu1.data 65538 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu2.data 126500 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total 326287 # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data 156291 # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu1.data 63130 # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu2.data 186953 # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total 406374 # number of SoftPFReq misses
system.cpu0.dcache.demand_misses::cpu0.data 503247 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu1.data 224843 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu2.data 892315 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total 1620405 # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data 659538 # number of overall misses
system.cpu0.dcache.overall_misses::cpu1.data 287973 # number of overall misses
system.cpu0.dcache.overall_misses::cpu2.data 1079268 # number of overall misses
system.cpu0.dcache.overall_misses::total 2026779 # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 2338176000 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::cpu2.data 10957884500 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 13296060500 # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 4189816495 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu2.data 6107402403 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 10297218898 # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu1.data 6527992495 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::cpu2.data 17065286903 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 23593279398 # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu1.data 6527992495 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::cpu2.data 17065286903 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 23593279398 # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data 5374075 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu1.data 2686516 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu2.data 4744278 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total 12804869 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data 3599739 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu1.data 1827227 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu2.data 2986842 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total 8413808 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data 177975 # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu1.data 73372 # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu2.data 214593 # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total 465940 # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data 8973814 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu1.data 4513743 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu2.data 7731120 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total 21218677 # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data 9151789 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu1.data 4587115 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu2.data 7945713 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total 21684617 # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.068663 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.059298 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu2.data 0.161419 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total 0.101065 # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.037294 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.035867 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu2.data 0.042352 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total 0.038780 # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data 0.878163 # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu1.data 0.860410 # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu2.data 0.871198 # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total 0.872160 # miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data 0.056079 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu1.data 0.049813 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu2.data 0.115419 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total 0.076367 # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data 0.072067 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu1.data 0.062779 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu2.data 0.135830 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total 0.093466 # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 14677.354760 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu2.data 14308.788023 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 10274.225766 # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 63929.575132 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu2.data 48279.860893 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31558.777696 # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 29033.558950 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu2.data 19124.733870 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 14560.112687 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 22668.765804 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu2.data 15811.908537 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 11640.775535 # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs 181528 # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs 21282 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs 8.529649 # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes 0 # number of fast writes performed
system.cpu0.dcache.cache_copies 0 # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks 1548224 # number of writebacks
system.cpu0.dcache.writebacks::total 1548224 # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data 71 # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::cpu2.data 347686 # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total 347757 # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu1.data 1725 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu2.data 33527 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total 35252 # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu1.data 1796 # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu2.data 381213 # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total 383009 # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu1.data 1796 # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu2.data 381213 # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total 383009 # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 159234 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::cpu2.data 418129 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total 577363 # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 63813 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu2.data 92973 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total 156786 # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu1.data 63129 # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu2.data 183547 # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total 246676 # number of SoftPFReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu1.data 223047 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu2.data 511102 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total 734149 # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu1.data 286176 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu2.data 694649 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total 980825 # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu1.data 176076 # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu2.data 193760 # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total 369836 # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu1.data 3149 # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu2.data 3340 # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total 6489 # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu1.data 179225 # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu2.data 197100 # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total 376325 # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 2175898000 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu2.data 5751483000 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 7927381000 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 3945399495 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu2.data 5264356903 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 9209756398 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu1.data 1086717000 # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu2.data 2791741000 # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 3878458000 # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 6121297495 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu2.data 11015839903 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 17137137398 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 7208014495 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu2.data 13807580903 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 21015595398 # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 30625317500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data 33009151000 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 63634468500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 615059500 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data 691101000 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 1306160500 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 31240377000 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu2.data 33700252000 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total 64940629000 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.059272 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.088133 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.045089 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.034923 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.031128 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.018634 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu1.data 0.860396 # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu2.data 0.855326 # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total 0.529416 # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.049415 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu2.data 0.066110 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total 0.034599 # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.062387 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu2.data 0.087424 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total 0.045231 # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13664.782647 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 13755.283656 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13730.323904 # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 61827.519393 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 56622.426973 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 58740.936040 # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 17214.228009 # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data 15209.951675 # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 15722.883458 # average SoftPFReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 27443.980394 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu2.data 21553.114453 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23342.860098 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 25187.347978 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu2.data 19877.061513 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21426.447529 # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 173932.378632 # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data 170361.018786 # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 172061.315015 # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 195318.990156 # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data 206916.467066 # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 201288.411157 # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 174308.143395 # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data 170980.476915 # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 172565.280011 # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements 861781 # number of replacements
system.cpu0.icache.tags.tagsinuse 510.773422 # Cycle average of tags in use
system.cpu0.icache.tags.total_refs 130020592 # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs 862293 # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs 150.784701 # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle 149035238500 # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst 148.832408 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu1.inst 125.179714 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu2.inst 236.761300 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst 0.290688 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu1.inst 0.244492 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu2.inst 0.462424 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total 0.997604 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0 48 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1 159 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2 302 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3 3 # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses 131769548 # Number of tag accesses
system.cpu0.icache.tags.data_accesses 131769548 # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst 87783032 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu1.inst 39282832 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu2.inst 2954728 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total 130020592 # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst 87783032 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu1.inst 39282832 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu2.inst 2954728 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total 130020592 # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst 87783032 # number of overall hits
system.cpu0.icache.overall_hits::cpu1.inst 39282832 # number of overall hits
system.cpu0.icache.overall_hits::cpu2.inst 2954728 # number of overall hits
system.cpu0.icache.overall_hits::total 130020592 # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst 317380 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu1.inst 167997 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu2.inst 401278 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total 886655 # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst 317380 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu1.inst 167997 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu2.inst 401278 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total 886655 # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst 317380 # number of overall misses
system.cpu0.icache.overall_misses::cpu1.inst 167997 # number of overall misses
system.cpu0.icache.overall_misses::cpu2.inst 401278 # number of overall misses
system.cpu0.icache.overall_misses::total 886655 # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 2412041500 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::cpu2.inst 5992630472 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 8404671972 # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu1.inst 2412041500 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::cpu2.inst 5992630472 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 8404671972 # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu1.inst 2412041500 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::cpu2.inst 5992630472 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 8404671972 # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst 88100412 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu1.inst 39450829 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu2.inst 3356006 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total 130907247 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst 88100412 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu1.inst 39450829 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu2.inst 3356006 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total 130907247 # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst 88100412 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu1.inst 39450829 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu2.inst 3356006 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total 130907247 # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.003602 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.004258 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu2.inst 0.119570 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total 0.006773 # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst 0.003602 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu1.inst 0.004258 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu2.inst 0.119570 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total 0.006773 # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst 0.003602 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu1.inst 0.004258 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu2.inst 0.119570 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total 0.006773 # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 14357.646267 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::cpu2.inst 14933.862489 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 9479.078077 # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 14357.646267 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu2.inst 14933.862489 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 9479.078077 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 14357.646267 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu2.inst 14933.862489 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 9479.078077 # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs 12794 # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets 161 # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs 565 # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets 2 # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 22.644248 # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets 80.500000 # average number of cycles each access was blocked
system.cpu0.icache.fast_writes 0 # number of fast writes performed
system.cpu0.icache.cache_copies 0 # number of cache copies performed
system.cpu0.icache.writebacks::writebacks 861781 # number of writebacks
system.cpu0.icache.writebacks::total 861781 # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu2.inst 24354 # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total 24354 # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu2.inst 24354 # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total 24354 # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu2.inst 24354 # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total 24354 # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 167997 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::cpu2.inst 376924 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total 544921 # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu1.inst 167997 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu2.inst 376924 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total 544921 # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu1.inst 167997 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu2.inst 376924 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total 544921 # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 2244044500 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu2.inst 5288988973 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 7533033473 # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 2244044500 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu2.inst 5288988973 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 7533033473 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 2244044500 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu2.inst 5288988973 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 7533033473 # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.004258 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.112313 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.004163 # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.004258 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu2.inst 0.112313 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total 0.004163 # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.004258 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu2.inst 0.112313 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total 0.004163 # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 13357.646267 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 14031.977197 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13824.083625 # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 13357.646267 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu2.inst 14031.977197 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13824.083625 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 13357.646267 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu2.inst 14031.977197 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13824.083625 # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.numCycles 2608700985 # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu1.kern.inst.arm 0 # number of arm instructions executed
system.cpu1.kern.inst.quiesce 0 # number of quiesce instructions executed
system.cpu1.committedInsts 35853190 # Number of instructions committed
system.cpu1.committedOps 69637325 # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses 64624192 # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses 0 # Number of float alu accesses
system.cpu1.num_func_calls 480821 # number of times a function call or return occured
system.cpu1.num_conditional_control_insts 6584072 # number of instructions that are conditional controls
system.cpu1.num_int_insts 64624192 # number of integer instructions
system.cpu1.num_fp_insts 0 # number of float instructions
system.cpu1.num_int_register_reads 119734930 # number of times the integer registers were read
system.cpu1.num_int_register_writes 55665261 # number of times the integer registers were written
system.cpu1.num_fp_register_reads 0 # number of times the floating registers were read
system.cpu1.num_fp_register_writes 0 # number of times the floating registers were written
system.cpu1.num_cc_register_reads 36441615 # number of times the CC registers were read
system.cpu1.num_cc_register_writes 27163948 # number of times the CC registers were written
system.cpu1.num_mem_refs 4762653 # number of memory refs
system.cpu1.num_load_insts 2934148 # Number of load instructions
system.cpu1.num_store_insts 1828505 # Number of store instructions
system.cpu1.num_idle_cycles 2477829433.289960 # Number of idle cycles
system.cpu1.num_busy_cycles 130871551.710040 # Number of busy cycles
system.cpu1.not_idle_fraction 0.050167 # Percentage of non-idle cycles
system.cpu1.idle_fraction 0.949833 # Percentage of idle cycles
system.cpu1.Branches 7242423 # Number of branches fetched
system.cpu1.op_class::No_OpClass 33618 0.05% 0.05% # Class of executed instruction
system.cpu1.op_class::IntAlu 64788264 93.04% 93.08% # Class of executed instruction
system.cpu1.op_class::IntMult 30568 0.04% 93.13% # Class of executed instruction
system.cpu1.op_class::IntDiv 23981 0.03% 93.16% # Class of executed instruction
system.cpu1.op_class::FloatAdd 0 0.00% 93.16% # Class of executed instruction
system.cpu1.op_class::FloatCmp 0 0.00% 93.16% # Class of executed instruction
system.cpu1.op_class::FloatCvt 0 0.00% 93.16% # Class of executed instruction
system.cpu1.op_class::FloatMult 0 0.00% 93.16% # Class of executed instruction
system.cpu1.op_class::FloatDiv 0 0.00% 93.16% # Class of executed instruction
system.cpu1.op_class::FloatSqrt 0 0.00% 93.16% # Class of executed instruction
system.cpu1.op_class::SimdAdd 0 0.00% 93.16% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc 0 0.00% 93.16% # Class of executed instruction
system.cpu1.op_class::SimdAlu 0 0.00% 93.16% # Class of executed instruction
system.cpu1.op_class::SimdCmp 0 0.00% 93.16% # Class of executed instruction
system.cpu1.op_class::SimdCvt 0 0.00% 93.16% # Class of executed instruction
system.cpu1.op_class::SimdMisc 0 0.00% 93.16% # Class of executed instruction
system.cpu1.op_class::SimdMult 0 0.00% 93.16% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc 0 0.00% 93.16% # Class of executed instruction
system.cpu1.op_class::SimdShift 0 0.00% 93.16% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc 0 0.00% 93.16% # Class of executed instruction
system.cpu1.op_class::SimdSqrt 0 0.00% 93.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd 0 0.00% 93.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu 0 0.00% 93.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp 0 0.00% 93.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt 0 0.00% 93.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv 0 0.00% 93.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc 0 0.00% 93.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult 0 0.00% 93.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc 0 0.00% 93.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt 0 0.00% 93.16% # Class of executed instruction
system.cpu1.op_class::MemRead 2932794 4.21% 97.37% # Class of executed instruction
system.cpu1.op_class::MemWrite 1828505 2.63% 100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu1.op_class::total 69637730 # Class of executed instruction
system.cpu2.branchPred.lookups 28889322 # Number of BP lookups
system.cpu2.branchPred.condPredicted 28889322 # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect 295969 # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups 26161863 # Number of BTB lookups
system.cpu2.branchPred.BTBHits 25623496 # Number of BTB hits
system.cpu2.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct 97.942169 # BTB Hit Percentage
system.cpu2.branchPred.usedRAS 568311 # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect 63642 # Number of incorrect RAS predictions.
system.cpu2.numCycles 155802495 # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu2.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles 10515897 # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts 142640150 # Number of instructions fetch has processed
system.cpu2.fetch.Branches 28889322 # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches 26191807 # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles 143559452 # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles 620364 # Number of cycles fetch has spent squashing
system.cpu2.fetch.TlbCycles 87827 # Number of cycles fetch has spent waiting for tlb
system.cpu2.fetch.MiscStallCycles 9842 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingDrainCycles 11126 # Number of cycles fetch has spent waiting on pipes to drain
system.cpu2.fetch.PendingTrapStallCycles 54390 # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles 17 # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles 1387 # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines 3356023 # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes 154184 # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.ItlbSquashes 2703 # Number of outstanding ITLB misses that were squashed
system.cpu2.fetch.rateDist::samples 154549468 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean 1.817375 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev 3.013614 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0 99785668 64.57% 64.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1 851405 0.55% 65.12% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2 23501964 15.21% 80.32% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3 570178 0.37% 80.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4 787471 0.51% 81.20% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5 829399 0.54% 81.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6 530756 0.34% 82.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7 713885 0.46% 82.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8 26978742 17.46% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total 154549468 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate 0.185423 # Number of branch fetches per cycle
system.cpu2.fetch.rate 0.915519 # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles 9161947 # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles 94660451 # Number of cycles decode is blocked
system.cpu2.decode.RunCycles 22362416 # Number of cycles decode is running
system.cpu2.decode.UnblockCycles 3983614 # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles 310834 # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts 278186393 # Number of instructions handled by decode
system.cpu2.rename.SquashCycles 310834 # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles 10773754 # Number of cycles rename is idle
system.cpu2.rename.BlockCycles 76930615 # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles 4967111 # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles 24468455 # Number of cycles rename is running
system.cpu2.rename.UnblockCycles 13028558 # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts 277047338 # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents 190678 # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents 5336222 # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents 56223 # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents 6096944 # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands 331227284 # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups 604004541 # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups 370955338 # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups 211 # Number of floating rename lookups
system.cpu2.rename.CommittedMaps 319831441 # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps 11395843 # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts 155918 # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts 157041 # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts 19693984 # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads 6408841 # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores 3580904 # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads 429275 # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores 378401 # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded 275247067 # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded 403961 # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued 273265487 # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued 91844 # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined 8373138 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined 12782922 # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved 62096 # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples 154549468 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean 1.768143 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev 2.389638 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0 92779587 60.03% 60.03% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1 5028830 3.25% 63.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2 3690380 2.39% 65.67% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3 3236781 2.09% 67.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4 23211705 15.02% 82.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5 2188888 1.42% 84.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6 23752986 15.37% 99.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7 446110 0.29% 99.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8 214201 0.14% 100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total 154549468 # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu 1203384 82.42% 82.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult 0 0.00% 82.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv 0 0.00% 82.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd 0 0.00% 82.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp 0 0.00% 82.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt 0 0.00% 82.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult 0 0.00% 82.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv 0 0.00% 82.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt 0 0.00% 82.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd 0 0.00% 82.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc 0 0.00% 82.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu 0 0.00% 82.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp 0 0.00% 82.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt 0 0.00% 82.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc 0 0.00% 82.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult 0 0.00% 82.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc 0 0.00% 82.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift 0 0.00% 82.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc 0 0.00% 82.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt 0 0.00% 82.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd 0 0.00% 82.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu 0 0.00% 82.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp 0 0.00% 82.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt 0 0.00% 82.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv 0 0.00% 82.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc 0 0.00% 82.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult 0 0.00% 82.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc 0 0.00% 82.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt 0 0.00% 82.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead 197980 13.56% 95.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite 58776 4.03% 100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass 71495 0.03% 0.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu 263081199 96.27% 96.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult 54839 0.02% 96.32% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv 49922 0.02% 96.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd 0 0.00% 96.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp 0 0.00% 96.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt 90 0.00% 96.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult 0 0.00% 96.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv 0 0.00% 96.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt 0 0.00% 96.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd 0 0.00% 96.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc 0 0.00% 96.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu 0 0.00% 96.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp 0 0.00% 96.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt 0 0.00% 96.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc 0 0.00% 96.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult 0 0.00% 96.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc 0 0.00% 96.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift 0 0.00% 96.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc 0 0.00% 96.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt 0 0.00% 96.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd 0 0.00% 96.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu 0 0.00% 96.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp 0 0.00% 96.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt 0 0.00% 96.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv 0 0.00% 96.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc 0 0.00% 96.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult 0 0.00% 96.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 96.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt 0 0.00% 96.34% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead 6697042 2.45% 98.79% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite 3310900 1.21% 100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total 273265487 # Type of FU issued
system.cpu2.iq.rate 1.753922 # Inst issue rate
system.cpu2.iq.fu_busy_cnt 1460140 # FU busy when requested
system.cpu2.iq.fu_busy_rate 0.005343 # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads 702632101 # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes 284028018 # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses 271786365 # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads 325 # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes 304 # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses 130 # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses 274653974 # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses 158 # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads 690819 # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads 1132838 # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses 5529 # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation 4669 # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores 589748 # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads 711826 # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked 19138 # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles 310834 # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles 69908252 # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles 4108684 # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts 275651028 # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts 34465 # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts 6408841 # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts 3580904 # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts 237862 # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents 162562 # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents 3635003 # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents 4669 # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect 168040 # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect 174694 # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts 342734 # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts 272728091 # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts 6566445 # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts 490893 # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp 0 # number of swp insts executed
system.cpu2.iew.exec_nop 0 # number of nop insts executed
system.cpu2.iew.exec_refs 9797112 # number of memory reference insts executed
system.cpu2.iew.exec_branches 27676327 # Number of branches executed
system.cpu2.iew.exec_stores 3230667 # Number of stores executed
system.cpu2.iew.exec_rate 1.750473 # Inst execution rate
system.cpu2.iew.wb_sent 272561668 # cumulative count of insts sent to commit
system.cpu2.iew.wb_count 271786495 # cumulative count of insts written-back
system.cpu2.iew.wb_producers 212223501 # num instructions producing a value
system.cpu2.iew.wb_consumers 348135650 # num instructions consuming a value
system.cpu2.iew.wb_rate 1.744430 # insts written-back per cycle
system.cpu2.iew.wb_fanout 0.609600 # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts 8370841 # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls 341865 # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts 298631 # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples 153304959 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean 1.743439 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev 2.641523 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0 96327195 62.83% 62.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1 4172265 2.72% 65.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2 1243558 0.81% 66.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3 24424351 15.93% 82.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4 933210 0.61% 82.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5 700271 0.46% 83.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6 423861 0.28% 83.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7 23073889 15.05% 98.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8 2006359 1.31% 100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total 153304959 # Number of insts commited each cycle
system.cpu2.commit.committedInsts 135448052 # Number of instructions committed
system.cpu2.commit.committedOps 267277890 # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu2.commit.refs 8267159 # Number of memory references committed
system.cpu2.commit.loads 5276003 # Number of loads committed
system.cpu2.commit.membars 150855 # Number of memory barriers committed
system.cpu2.commit.branches 27313126 # Number of branches committed
system.cpu2.commit.fp_insts 48 # Number of committed floating point instructions.
system.cpu2.commit.int_insts 244177571 # Number of committed integer instructions.
system.cpu2.commit.function_calls 431165 # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass 43823 0.02% 0.02% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu 258865945 96.85% 96.87% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult 52891 0.02% 96.89% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv 48103 0.02% 96.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd 0 0.00% 96.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp 0 0.00% 96.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt 16 0.00% 96.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult 0 0.00% 96.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv 0 0.00% 96.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt 0 0.00% 96.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd 0 0.00% 96.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc 0 0.00% 96.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu 0 0.00% 96.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp 0 0.00% 96.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt 0 0.00% 96.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc 0 0.00% 96.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult 0 0.00% 96.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc 0 0.00% 96.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift 0 0.00% 96.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc 0 0.00% 96.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt 0 0.00% 96.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd 0 0.00% 96.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu 0 0.00% 96.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp 0 0.00% 96.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt 0 0.00% 96.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv 0 0.00% 96.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc 0 0.00% 96.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult 0 0.00% 96.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc 0 0.00% 96.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt 0 0.00% 96.91% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead 5275956 1.97% 98.88% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite 2991156 1.12% 100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total 267277890 # Class of committed instruction
system.cpu2.commit.bw_lim_events 2006359 # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads 426921144 # The number of ROB reads
system.cpu2.rob.rob_writes 552547339 # The number of ROB writes
system.cpu2.timesIdled 113614 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles 1253027 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles 4915786083 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts 135448052 # Number of Instructions Simulated
system.cpu2.committedOps 267277890 # Number of Ops (including micro ops) Simulated
system.cpu2.cpi 1.150275 # CPI: Cycles Per Instruction
system.cpu2.cpi_total 1.150275 # CPI: Total CPI of All Threads
system.cpu2.ipc 0.869357 # IPC: Instructions Per Cycle
system.cpu2.ipc_total 0.869357 # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads 363036550 # number of integer regfile reads
system.cpu2.int_regfile_writes 217868300 # number of integer regfile writes
system.cpu2.fp_regfile_reads 73154 # number of floating regfile reads
system.cpu2.fp_regfile_writes 73024 # number of floating regfile writes
system.cpu2.cc_regfile_reads 138663599 # number of cc regfile reads
system.cpu2.cc_regfile_writes 106715601 # number of cc regfile writes
system.cpu2.misc_regfile_reads 88486209 # number of misc regfile reads
system.cpu2.misc_regfile_writes 136274 # number of misc regfile writes
system.iobus.trans_dist::ReadReq 3545384 # Transaction distribution
system.iobus.trans_dist::ReadResp 3545384 # Transaction distribution
system.iobus.trans_dist::WriteReq 57740 # Transaction distribution
system.iobus.trans_dist::WriteResp 57740 # Transaction distribution
system.iobus.trans_dist::MessageReq 1683 # Transaction distribution
system.iobus.trans_dist::MessageResp 1683 # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.cmos.pio 44 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.dma1.pio 6 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio 11180 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.keyboard.pio 1364 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pic1.pio 86 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pic2.pio 54 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pit.pio 30 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.speaker.pio 7066646 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.io_apic.pio 1154 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.i_dont_exist1.pio 170 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.behind_pci.pio 2 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio 27896 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_2.pio 12 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_3.pio 12 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_4.pio 12 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.fake_floppy.pio 10 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.pci_host.pio 2308 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total 7110986 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 95262 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total 95262 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 3366 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total 3366 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total 7209614 # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.cmos.pio 22 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.dma1.pio 3 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio 6738 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.keyboard.pio 682 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.pic1.pio 43 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.pic2.pio 27 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.pit.pio 15 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.speaker.pio 3533323 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.io_apic.pio 2308 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.i_dont_exist1.pio 85 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.behind_pci.pio 1 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio 13948 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.fake_com_2.pio 6 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.fake_com_3.pio 6 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.fake_com_4.pio 6 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.fake_floppy.pio 5 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.pci_host.pio 4477 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total 3561695 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 3027832 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total 3027832 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 6732 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total 6732 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total 6596259 # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy 2351548 # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer1.occupancy 41000 # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer2.occupancy 2000 # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer3.occupancy 5836500 # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer4.occupancy 921500 # Layer occupancy (ticks)
system.iobus.reqLayer4.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer5.occupancy 40500 # Layer occupancy (ticks)
system.iobus.reqLayer5.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer6.occupancy 18000 # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer7.occupancy 21000 # Layer occupancy (ticks)
system.iobus.reqLayer7.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer8.occupancy 199976000 # Layer occupancy (ticks)
system.iobus.reqLayer8.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer9.occupancy 454000 # Layer occupancy (ticks)
system.iobus.reqLayer9.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer10.occupancy 170000 # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer13.occupancy 10925000 # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer14.occupancy 10000 # Layer occupancy (ticks)
system.iobus.reqLayer14.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer15.occupancy 11000 # Layer occupancy (ticks)
system.iobus.reqLayer15.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer16.occupancy 10500 # Layer occupancy (ticks)
system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer17.occupancy 11000 # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer18.occupancy 135494828 # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer19.occupancy 1060500 # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer0.occupancy 283574000 # Layer occupancy (ticks)
system.iobus.respLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer1.occupancy 29242000 # Layer occupancy (ticks)
system.iobus.respLayer1.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer2.occupancy 969000 # Layer occupancy (ticks)
system.iobus.respLayer2.utilization 0.0 # Layer utilization (%)
system.iocache.tags.replacements 47576 # number of replacements
system.iocache.tags.tagsinuse 0.114834 # Cycle average of tags in use
system.iocache.tags.total_refs 0 # Total number of references to valid blocks.
system.iocache.tags.sampled_refs 47592 # Sample count of references to valid blocks.
system.iocache.tags.avg_refs 0 # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle 5000689447509 # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide 0.114834 # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide 0.007177 # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total 0.007177 # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2 16 # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses 428679 # Number of tag accesses
system.iocache.tags.data_accesses 428679 # Number of data accesses
system.iocache.ReadReq_misses::pc.south_bridge.ide 911 # number of ReadReq misses
system.iocache.ReadReq_misses::total 911 # number of ReadReq misses
system.iocache.WriteLineReq_misses::pc.south_bridge.ide 46720 # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total 46720 # number of WriteLineReq misses
system.iocache.demand_misses::pc.south_bridge.ide 911 # number of demand (read+write) misses
system.iocache.demand_misses::total 911 # number of demand (read+write) misses
system.iocache.overall_misses::pc.south_bridge.ide 911 # number of overall misses
system.iocache.overall_misses::total 911 # number of overall misses
system.iocache.ReadReq_miss_latency::pc.south_bridge.ide 130436776 # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total 130436776 # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::pc.south_bridge.ide 3277643052 # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total 3277643052 # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::pc.south_bridge.ide 130436776 # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total 130436776 # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::pc.south_bridge.ide 130436776 # number of overall miss cycles
system.iocache.overall_miss_latency::total 130436776 # number of overall miss cycles
system.iocache.ReadReq_accesses::pc.south_bridge.ide 911 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total 911 # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::pc.south_bridge.ide 46720 # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total 46720 # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::pc.south_bridge.ide 911 # number of demand (read+write) accesses
system.iocache.demand_accesses::total 911 # number of demand (read+write) accesses
system.iocache.overall_accesses::pc.south_bridge.ide 911 # number of overall (read+write) accesses
system.iocache.overall_accesses::total 911 # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pc.south_bridge.ide 1 # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::pc.south_bridge.ide 1 # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total 1 # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::pc.south_bridge.ide 1 # miss rate for demand accesses
system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
system.iocache.overall_miss_rate::pc.south_bridge.ide 1 # miss rate for overall accesses
system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 143179.776070 # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 143179.776070 # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::pc.south_bridge.ide 70155.031079 # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 70155.031079 # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 143179.776070 # average overall miss latency
system.iocache.demand_avg_miss_latency::total 143179.776070 # average overall miss latency
system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 143179.776070 # average overall miss latency
system.iocache.overall_avg_miss_latency::total 143179.776070 # average overall miss latency
system.iocache.blocked_cycles::no_mshrs 254 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 23 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs 11.043478 # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.writebacks::writebacks 46667 # number of writebacks
system.iocache.writebacks::total 46667 # number of writebacks
system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide 757 # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total 757 # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::pc.south_bridge.ide 26096 # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total 26096 # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::pc.south_bridge.ide 757 # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total 757 # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::pc.south_bridge.ide 757 # number of overall MSHR misses
system.iocache.overall_mshr_misses::total 757 # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide 92586776 # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total 92586776 # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::pc.south_bridge.ide 1971782289 # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total 1971782289 # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide 92586776 # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total 92586776 # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide 92586776 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total 92586776 # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide 0.830955 # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total 0.830955 # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::pc.south_bridge.ide 0.558562 # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total 0.558562 # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide 0.830955 # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total 0.830955 # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide 0.830955 # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total 0.830955 # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 122307.498018 # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 122307.498018 # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::pc.south_bridge.ide 75558.794030 # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 75558.794030 # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 122307.498018 # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 122307.498018 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 122307.498018 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 122307.498018 # average overall mshr miss latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.l2c.tags.replacements 104171 # number of replacements
system.l2c.tags.tagsinuse 64805.453766 # Cycle average of tags in use
system.l2c.tags.total_refs 4641601 # Total number of references to valid blocks.
system.l2c.tags.sampled_refs 168365 # Sample count of references to valid blocks.
system.l2c.tags.avg_refs 27.568681 # Average number of references to valid blocks.
system.l2c.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.l2c.tags.occ_blocks::writebacks 50961.018177 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.itb.walker 0.131592 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.inst 1604.778639 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.data 4964.722322 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.inst 496.770357 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.data 1893.527022 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu2.dtb.walker 6.992586 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu2.itb.walker 0.004519 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu2.inst 948.195899 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu2.data 3929.312654 # Average occupied blocks per requestor
system.l2c.tags.occ_percent::writebacks 0.777603 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.itb.walker 0.000002 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.inst 0.024487 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.data 0.075756 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.inst 0.007580 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.data 0.028893 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu2.dtb.walker 0.000107 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu2.itb.walker 0.000000 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu2.inst 0.014468 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu2.data 0.059957 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::total 0.988853 # Average percentage of cache occupancy
system.l2c.tags.occ_task_id_blocks::1024 64194 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::0 46 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::1 76 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::2 3073 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::3 6656 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::4 54343 # Occupied blocks per task id
system.l2c.tags.occ_task_id_percent::1024 0.979523 # Percentage of cache occupancy per task id
system.l2c.tags.tag_accesses 41411191 # Number of tag accesses
system.l2c.tags.data_accesses 41411191 # Number of data accesses
system.l2c.ReadReq_hits::cpu0.dtb.walker 20642 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.itb.walker 11203 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.dtb.walker 11899 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.itb.walker 6274 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu2.dtb.walker 53956 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu2.itb.walker 12080 # number of ReadReq hits
system.l2c.ReadReq_hits::total 116054 # number of ReadReq hits
system.l2c.WriteReq_hits::cpu0.itb.walker 2 # number of WriteReq hits
system.l2c.WriteReq_hits::total 2 # number of WriteReq hits
system.l2c.WritebackDirty_hits::writebacks 1548224 # number of WritebackDirty hits
system.l2c.WritebackDirty_hits::total 1548224 # number of WritebackDirty hits
system.l2c.WritebackClean_hits::writebacks 861274 # number of WritebackClean hits
system.l2c.WritebackClean_hits::total 861274 # number of WritebackClean hits
system.l2c.UpgradeReq_hits::cpu0.data 123 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu1.data 87 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu2.data 69 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total 279 # number of UpgradeReq hits
system.l2c.ReadExReq_hits::cpu0.data 65807 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu1.data 36239 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu2.data 57847 # number of ReadExReq hits
system.l2c.ReadExReq_hits::total 159893 # number of ReadExReq hits
system.l2c.ReadCleanReq_hits::cpu0.inst 310171 # number of ReadCleanReq hits
system.l2c.ReadCleanReq_hits::cpu1.inst 166112 # number of ReadCleanReq hits
system.l2c.ReadCleanReq_hits::cpu2.inst 371094 # number of ReadCleanReq hits
system.l2c.ReadCleanReq_hits::total 847377 # number of ReadCleanReq hits
system.l2c.ReadSharedReq_hits::cpu0.data 507257 # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::cpu1.data 217518 # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::cpu2.data 591750 # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::total 1316525 # number of ReadSharedReq hits
system.l2c.demand_hits::cpu0.dtb.walker 20642 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.itb.walker 11205 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.inst 310171 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.data 573064 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.dtb.walker 11899 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.itb.walker 6274 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.inst 166112 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.data 253757 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.dtb.walker 53956 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.itb.walker 12080 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.inst 371094 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.data 649597 # number of demand (read+write) hits
system.l2c.demand_hits::total 2439851 # number of demand (read+write) hits
system.l2c.overall_hits::cpu0.dtb.walker 20642 # number of overall hits
system.l2c.overall_hits::cpu0.itb.walker 11205 # number of overall hits
system.l2c.overall_hits::cpu0.inst 310171 # number of overall hits
system.l2c.overall_hits::cpu0.data 573064 # number of overall hits
system.l2c.overall_hits::cpu1.dtb.walker 11899 # number of overall hits
system.l2c.overall_hits::cpu1.itb.walker 6274 # number of overall hits
system.l2c.overall_hits::cpu1.inst 166112 # number of overall hits
system.l2c.overall_hits::cpu1.data 253757 # number of overall hits
system.l2c.overall_hits::cpu2.dtb.walker 53956 # number of overall hits
system.l2c.overall_hits::cpu2.itb.walker 12080 # number of overall hits
system.l2c.overall_hits::cpu2.inst 371094 # number of overall hits
system.l2c.overall_hits::cpu2.data 649597 # number of overall hits
system.l2c.overall_hits::total 2439851 # number of overall hits
system.l2c.ReadReq_misses::cpu0.itb.walker 4 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu2.dtb.walker 32 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu2.itb.walker 1 # number of ReadReq misses
system.l2c.ReadReq_misses::total 37 # number of ReadReq misses
system.l2c.UpgradeReq_misses::cpu0.data 668 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu1.data 341 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu2.data 360 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 1369 # number of UpgradeReq misses
system.l2c.ReadExReq_misses::cpu0.data 67651 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu1.data 27148 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu2.data 34735 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 129534 # number of ReadExReq misses
system.l2c.ReadCleanReq_misses::cpu0.inst 7196 # number of ReadCleanReq misses
system.l2c.ReadCleanReq_misses::cpu1.inst 1885 # number of ReadCleanReq misses
system.l2c.ReadCleanReq_misses::cpu2.inst 5828 # number of ReadCleanReq misses
system.l2c.ReadCleanReq_misses::total 14909 # number of ReadCleanReq misses
system.l2c.ReadSharedReq_misses::cpu0.data 18032 # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::cpu1.data 4845 # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::cpu2.data 9889 # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::total 32766 # number of ReadSharedReq misses
system.l2c.demand_misses::cpu0.itb.walker 4 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.inst 7196 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.data 85683 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.inst 1885 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.data 31993 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.dtb.walker 32 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.itb.walker 1 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.inst 5828 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.data 44624 # number of demand (read+write) misses
system.l2c.demand_misses::total 177246 # number of demand (read+write) misses
system.l2c.overall_misses::cpu0.itb.walker 4 # number of overall misses
system.l2c.overall_misses::cpu0.inst 7196 # number of overall misses
system.l2c.overall_misses::cpu0.data 85683 # number of overall misses
system.l2c.overall_misses::cpu1.inst 1885 # number of overall misses
system.l2c.overall_misses::cpu1.data 31993 # number of overall misses
system.l2c.overall_misses::cpu2.dtb.walker 32 # number of overall misses
system.l2c.overall_misses::cpu2.itb.walker 1 # number of overall misses
system.l2c.overall_misses::cpu2.inst 5828 # number of overall misses
system.l2c.overall_misses::cpu2.data 44624 # number of overall misses
system.l2c.overall_misses::total 177246 # number of overall misses
system.l2c.ReadReq_miss_latency::cpu2.dtb.walker 4791000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu2.itb.walker 147000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::total 4938000 # number of ReadReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu1.data 13657500 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu2.data 14437000 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::total 28094500 # number of UpgradeReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu1.data 3441138500 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu2.data 4484212000 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total 7925350500 # number of ReadExReq miss cycles
system.l2c.ReadCleanReq_miss_latency::cpu1.inst 245930000 # number of ReadCleanReq miss cycles
system.l2c.ReadCleanReq_miss_latency::cpu2.inst 789581000 # number of ReadCleanReq miss cycles
system.l2c.ReadCleanReq_miss_latency::total 1035511000 # number of ReadCleanReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu1.data 643575000 # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu2.data 1332548500 # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::total 1976123500 # number of ReadSharedReq miss cycles
system.l2c.demand_miss_latency::cpu1.inst 245930000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.data 4084713500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.dtb.walker 4791000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.itb.walker 147000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.inst 789581000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.data 5816760500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total 10941923000 # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu1.inst 245930000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.data 4084713500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.dtb.walker 4791000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.itb.walker 147000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.inst 789581000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.data 5816760500 # number of overall miss cycles
system.l2c.overall_miss_latency::total 10941923000 # number of overall miss cycles
system.l2c.ReadReq_accesses::cpu0.dtb.walker 20642 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.itb.walker 11207 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.dtb.walker 11899 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.itb.walker 6274 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu2.dtb.walker 53988 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu2.itb.walker 12081 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total 116091 # number of ReadReq accesses(hits+misses)
system.l2c.WriteReq_accesses::cpu0.itb.walker 2 # number of WriteReq accesses(hits+misses)
system.l2c.WriteReq_accesses::total 2 # number of WriteReq accesses(hits+misses)
system.l2c.WritebackDirty_accesses::writebacks 1548224 # number of WritebackDirty accesses(hits+misses)
system.l2c.WritebackDirty_accesses::total 1548224 # number of WritebackDirty accesses(hits+misses)
system.l2c.WritebackClean_accesses::writebacks 861274 # number of WritebackClean accesses(hits+misses)
system.l2c.WritebackClean_accesses::total 861274 # number of WritebackClean accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu0.data 791 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu1.data 428 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu2.data 429 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 1648 # number of UpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu0.data 133458 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu1.data 63387 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu2.data 92582 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 289427 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::cpu0.inst 317367 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::cpu1.inst 167997 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::cpu2.inst 376922 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::total 862286 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu0.data 525289 # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu1.data 222363 # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu2.data 601639 # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::total 1349291 # number of ReadSharedReq accesses(hits+misses)
system.l2c.demand_accesses::cpu0.dtb.walker 20642 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.itb.walker 11209 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.inst 317367 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.data 658747 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.dtb.walker 11899 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.itb.walker 6274 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.inst 167997 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.data 285750 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.dtb.walker 53988 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.itb.walker 12081 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.inst 376922 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.data 694221 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 2617097 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu0.dtb.walker 20642 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.itb.walker 11209 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.inst 317367 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.data 658747 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.dtb.walker 11899 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.itb.walker 6274 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.inst 167997 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.data 285750 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.dtb.walker 53988 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.itb.walker 12081 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.inst 376922 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.data 694221 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 2617097 # number of overall (read+write) accesses
system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000357 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu2.dtb.walker 0.000593 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu2.itb.walker 0.000083 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::total 0.000319 # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu0.data 0.844501 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu1.data 0.796729 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu2.data 0.839161 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::total 0.830704 # miss rate for UpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu0.data 0.506909 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data 0.428290 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu2.data 0.375181 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total 0.447553 # miss rate for ReadExReq accesses
system.l2c.ReadCleanReq_miss_rate::cpu0.inst 0.022674 # miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_miss_rate::cpu1.inst 0.011220 # miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_miss_rate::cpu2.inst 0.015462 # miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_miss_rate::total 0.017290 # miss rate for ReadCleanReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu0.data 0.034328 # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu1.data 0.021789 # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu2.data 0.016437 # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::total 0.024284 # miss rate for ReadSharedReq accesses
system.l2c.demand_miss_rate::cpu0.itb.walker 0.000357 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.inst 0.022674 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.data 0.130070 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst 0.011220 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data 0.111962 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.dtb.walker 0.000593 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.itb.walker 0.000083 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.inst 0.015462 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.data 0.064279 # miss rate for demand accesses
system.l2c.demand_miss_rate::total 0.067726 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.itb.walker 0.000357 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.inst 0.022674 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.data 0.130070 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst 0.011220 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data 0.111962 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.dtb.walker 0.000593 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.itb.walker 0.000083 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.inst 0.015462 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.data 0.064279 # miss rate for overall accesses
system.l2c.overall_miss_rate::total 0.067726 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu2.dtb.walker 149718.750000 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu2.itb.walker 147000 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::total 133459.459459 # average ReadReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 40051.319648 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu2.data 40102.777778 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::total 20521.913806 # average UpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu1.data 126754.770149 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu2.data 129097.797610 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::total 61183.554125 # average ReadExReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 130466.843501 # average ReadCleanReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::cpu2.inst 135480.610844 # average ReadCleanReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::total 69455.429606 # average ReadCleanReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 132832.817337 # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu2.data 134750.581454 # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::total 60310.184337 # average ReadSharedReq miss latency
system.l2c.demand_avg_miss_latency::cpu1.inst 130466.843501 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.data 127675.225831 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.dtb.walker 149718.750000 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.itb.walker 147000 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.inst 135480.610844 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.data 130350.495249 # average overall miss latency
system.l2c.demand_avg_miss_latency::total 61732.975638 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.inst 130466.843501 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.data 127675.225831 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.dtb.walker 149718.750000 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.itb.walker 147000 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.inst 135480.610844 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.data 130350.495249 # average overall miss latency
system.l2c.overall_avg_miss_latency::total 61732.975638 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.writebacks::writebacks 96061 # number of writebacks
system.l2c.writebacks::total 96061 # number of writebacks
system.l2c.ReadCleanReq_mshr_hits::cpu2.inst 1 # number of ReadCleanReq MSHR hits
system.l2c.ReadCleanReq_mshr_hits::total 1 # number of ReadCleanReq MSHR hits
system.l2c.demand_mshr_hits::cpu2.inst 1 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::total 1 # number of demand (read+write) MSHR hits
system.l2c.overall_mshr_hits::cpu2.inst 1 # number of overall MSHR hits
system.l2c.overall_mshr_hits::total 1 # number of overall MSHR hits
system.l2c.ReadReq_mshr_misses::cpu2.dtb.walker 32 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu2.itb.walker 1 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::total 33 # number of ReadReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu1.data 341 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu2.data 360 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total 701 # number of UpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu1.data 27148 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu2.data 34735 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total 61883 # number of ReadExReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::cpu1.inst 1885 # number of ReadCleanReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::cpu2.inst 5827 # number of ReadCleanReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::total 7712 # number of ReadCleanReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu1.data 4845 # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu2.data 9889 # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::total 14734 # number of ReadSharedReq MSHR misses
system.l2c.demand_mshr_misses::cpu1.inst 1885 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.data 31993 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.dtb.walker 32 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.itb.walker 1 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.inst 5827 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.data 44624 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total 84362 # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu1.inst 1885 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.data 31993 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.dtb.walker 32 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.itb.walker 1 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.inst 5827 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.data 44624 # number of overall MSHR misses
system.l2c.overall_mshr_misses::total 84362 # number of overall MSHR misses
system.l2c.ReadReq_mshr_uncacheable::cpu1.data 176076 # number of ReadReq MSHR uncacheable
system.l2c.ReadReq_mshr_uncacheable::cpu2.data 193760 # number of ReadReq MSHR uncacheable
system.l2c.ReadReq_mshr_uncacheable::total 369836 # number of ReadReq MSHR uncacheable
system.l2c.WriteReq_mshr_uncacheable::cpu1.data 3149 # number of WriteReq MSHR uncacheable
system.l2c.WriteReq_mshr_uncacheable::cpu2.data 3340 # number of WriteReq MSHR uncacheable
system.l2c.WriteReq_mshr_uncacheable::total 6489 # number of WriteReq MSHR uncacheable
system.l2c.overall_mshr_uncacheable_misses::cpu1.data 179225 # number of overall MSHR uncacheable misses
system.l2c.overall_mshr_uncacheable_misses::cpu2.data 197100 # number of overall MSHR uncacheable misses
system.l2c.overall_mshr_uncacheable_misses::total 376325 # number of overall MSHR uncacheable misses
system.l2c.ReadReq_mshr_miss_latency::cpu2.dtb.walker 4471000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu2.itb.walker 137000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::total 4608000 # number of ReadReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 23180500 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data 24515500 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total 47696000 # number of UpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 3169658500 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 4136862000 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total 7306520500 # number of ReadExReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst 227080000 # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::cpu2.inst 731219008 # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::total 958299008 # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data 595125000 # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu2.data 1233657003 # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::total 1828782003 # number of ReadSharedReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.inst 227080000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.data 3764783500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.dtb.walker 4471000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.itb.walker 137000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.inst 731219008 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.data 5370519003 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total 10098209511 # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.inst 227080000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.data 3764783500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.dtb.walker 4471000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.itb.walker 137000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.inst 731219008 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.data 5370519003 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total 10098209511 # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 28424367000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu2.data 30587128500 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::total 59011495500 # number of ReadReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 578845500 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu2.data 652662500 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::total 1231508000 # number of WriteReq MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.data 29003212500 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu2.data 31239791000 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::total 60243003500 # number of overall MSHR uncacheable cycles
system.l2c.ReadReq_mshr_miss_rate::cpu2.dtb.walker 0.000593 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu2.itb.walker 0.000083 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::total 0.000284 # mshr miss rate for ReadReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.796729 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data 0.839161 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::total 0.425364 # mshr miss rate for UpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.428290 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 0.375181 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::total 0.213812 # mshr miss rate for ReadExReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst 0.011220 # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::cpu2.inst 0.015459 # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::total 0.008944 # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data 0.021789 # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu2.data 0.016437 # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::total 0.010920 # mshr miss rate for ReadSharedReq accesses
system.l2c.demand_mshr_miss_rate::cpu1.inst 0.011220 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.data 0.111962 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.dtb.walker 0.000593 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.itb.walker 0.000083 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.inst 0.015459 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.data 0.064279 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::total 0.032235 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu1.inst 0.011220 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.data 0.111962 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.dtb.walker 0.000593 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.itb.walker 0.000083 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.inst 0.015459 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.data 0.064279 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::total 0.032235 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.dtb.walker 139718.750000 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.itb.walker 137000 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::total 139636.363636 # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 67978.005865 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 68098.611111 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::total 68039.942939 # average UpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 116754.770149 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 119097.797610 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::total 118069.914193 # average ReadExReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 120466.843501 # average ReadCleanReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 125488.074138 # average ReadCleanReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 124260.763485 # average ReadCleanReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 122832.817337 # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 124750.430074 # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 124119.859034 # average ReadSharedReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 120466.843501 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.data 117675.225831 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.dtb.walker 139718.750000 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.itb.walker 137000 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 125488.074138 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.data 120350.461702 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::total 119700.925903 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 120466.843501 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.data 117675.225831 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.dtb.walker 139718.750000 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.itb.walker 137000 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 125488.074138 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.data 120350.461702 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::total 119700.925903 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 161432.375792 # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu2.data 157860.902663 # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 159561.252826 # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 183818.831375 # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu2.data 195407.934132 # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::total 189783.942056 # average WriteReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 161825.707909 # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu2.data 158497.163876 # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::total 160082.384907 # average overall mshr uncacheable latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq 5063492 # Transaction distribution
system.membus.trans_dist::ReadResp 5112114 # Transaction distribution
system.membus.trans_dist::WriteReq 13953 # Transaction distribution
system.membus.trans_dist::WriteResp 13953 # Transaction distribution
system.membus.trans_dist::WritebackDirty 142728 # Transaction distribution
system.membus.trans_dist::CleanEvict 8956 # Transaction distribution
system.membus.trans_dist::UpgradeReq 1657 # Transaction distribution
system.membus.trans_dist::UpgradeResp 756 # Transaction distribution
system.membus.trans_dist::ReadExReq 129246 # Transaction distribution
system.membus.trans_dist::ReadExResp 129246 # Transaction distribution
system.membus.trans_dist::ReadSharedReq 48622 # Transaction distribution
system.membus.trans_dist::MessageReq 1683 # Transaction distribution
system.membus.trans_dist::MessageResp 1683 # Transaction distribution
system.membus.trans_dist::InvalidateReq 46720 # Transaction distribution
system.membus.trans_dist::InvalidateResp 20624 # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu0.interrupts.int_slave 3366 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total 3366 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 7110986 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.cpu0.interrupts.pio 3043904 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 460036 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::total 10614926 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 116428 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total 116428 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 10734720 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu0.interrupts.int_slave 6732 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total 6732 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 3561695 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.cpu0.interrupts.pio 6087805 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 17447936 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::total 27097436 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 3024896 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total 3024896 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 30129064 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 713 # Total snoops (count)
system.membus.snoop_fanout::samples 5457064 # Request fanout histogram
system.membus.snoop_fanout::mean 1.000308 # Request fanout histogram
system.membus.snoop_fanout::stdev 0.017559 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::1 5455381 99.97% 99.97% # Request fanout histogram
system.membus.snoop_fanout::2 1683 0.03% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 1 # Request fanout histogram
system.membus.snoop_fanout::max_value 2 # Request fanout histogram
system.membus.snoop_fanout::total 5457064 # Request fanout histogram
system.membus.reqLayer0.occupancy 219508500 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer1.occupancy 286793500 # Layer occupancy (ticks)
system.membus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer2.occupancy 2349452 # Layer occupancy (ticks)
system.membus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer3.occupancy 523492338 # Layer occupancy (ticks)
system.membus.reqLayer3.utilization 0.0 # Layer utilization (%)
system.membus.respLayer0.occupancy 1380452 # Layer occupancy (ticks)
system.membus.respLayer0.utilization 0.0 # Layer utilization (%)
system.membus.respLayer2.occupancy 1192096252 # Layer occupancy (ticks)
system.membus.respLayer2.utilization 0.0 # Layer utilization (%)
system.membus.respLayer4.occupancy 3875571 # Layer occupancy (ticks)
system.membus.respLayer4.utilization 0.0 # Layer utilization (%)
system.pc.south_bridge.ide.disks0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_bytes 34816 # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs 32 # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_full_pages 693 # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_bytes 2985984 # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs 812 # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_full_pages 1 # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_bytes 4096 # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs 1 # Number of DMA write transactions.
system.toL2Bus.snoop_filter.tot_requests 5037396 # Total number of requests made to the snoop filter.
system.toL2Bus.snoop_filter.hit_single_requests 2536385 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.toL2Bus.snoop_filter.hit_multi_requests 720 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.toL2Bus.snoop_filter.tot_snoops 1161 # Total number of snoops made to the snoop filter.
system.toL2Bus.snoop_filter.hit_single_snoops 1161 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.toL2Bus.trans_dist::ReadReq 5204527 # Transaction distribution
system.toL2Bus.trans_dist::ReadResp 7416348 # Transaction distribution
system.toL2Bus.trans_dist::WriteReq 13955 # Transaction distribution
system.toL2Bus.trans_dist::WriteResp 13955 # Transaction distribution
system.toL2Bus.trans_dist::WritebackDirty 1627719 # Transaction distribution
system.toL2Bus.trans_dist::WritebackClean 861781 # Transaction distribution
system.toL2Bus.trans_dist::CleanEvict 95177 # Transaction distribution
system.toL2Bus.trans_dist::UpgradeReq 1648 # Transaction distribution
system.toL2Bus.trans_dist::UpgradeResp 1648 # Transaction distribution
system.toL2Bus.trans_dist::ReadExReq 289427 # Transaction distribution
system.toL2Bus.trans_dist::ReadExResp 289427 # Transaction distribution
system.toL2Bus.trans_dist::ReadCleanReq 862301 # Transaction distribution
system.toL2Bus.trans_dist::ReadSharedReq 1350048 # Transaction distribution
system.toL2Bus.trans_dist::MessageReq 969 # Transaction distribution
system.toL2Bus.trans_dist::InvalidateReq 26096 # Transaction distribution
system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 2586381 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 15074051 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.itb.walker.port::system.l2c.cpu_side 68680 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.dtb.walker.port::system.l2c.cpu_side 194868 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count::total 17923980 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 110341120 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 213628444 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.itb.walker.port::system.l2c.cpu_side 256960 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.dtb.walker.port::system.l2c.cpu_side 723128 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size::total 324949652 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.snoops 219979 # Total snoops (count)
system.toL2Bus.snoop_fanout::samples 8897461 # Request fanout histogram
system.toL2Bus.snoop_fanout::mean 0.004125 # Request fanout histogram
system.toL2Bus.snoop_fanout::stdev 0.064090 # Request fanout histogram
system.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::0 8860763 99.59% 99.59% # Request fanout histogram
system.toL2Bus.snoop_fanout::1 36698 0.41% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram
system.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram
system.toL2Bus.snoop_fanout::total 8897461 # Request fanout histogram
system.toL2Bus.reqLayer0.occupancy 3238433000 # Layer occupancy (ticks)
system.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%)
system.toL2Bus.snoopLayer0.occupancy 410366 # Layer occupancy (ticks)
system.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer0.occupancy 817982794 # Layer occupancy (ticks)
system.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer1.occupancy 1843572784 # Layer occupancy (ticks)
system.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer2.occupancy 22804980 # Layer occupancy (ticks)
system.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer3.occupancy 80183573 # Layer occupancy (ticks)
system.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%)
system.cpu2.kern.inst.arm 0 # number of arm instructions executed
system.cpu2.kern.inst.quiesce 0 # number of quiesce instructions executed
---------- End Simulation Statistics ----------
|