blob: 09d53c6a602d81d76a516d55804c95b8b5884c6c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.389182 # Number of seconds simulated
sim_ticks 389181871500 # Number of ticks simulated
final_tick 389181871500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 233275 # Simulator instruction rate (inst/s)
host_op_rate 234010 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 64792479 # Simulator tick rate (ticks/s)
host_mem_usage 223132 # Number of bytes of host memory used
host_seconds 6006.59 # Real time elapsed on the host
sim_insts 1401188958 # Number of instructions simulated
sim_ops 1405604152 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 78592 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 1679360 # Number of bytes read from this memory
system.physmem.bytes_read::total 1757952 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 78592 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 78592 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 163456 # Number of bytes written to this memory
system.physmem.bytes_written::total 163456 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 1228 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 26240 # Number of read requests responded to by this memory
system.physmem.num_reads::total 27468 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 2554 # Number of write requests responded to by this memory
system.physmem.num_writes::total 2554 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 201942 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 4315103 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 4517045 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 201942 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 201942 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 419999 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 419999 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 419999 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 201942 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 4315103 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 4937044 # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls 49 # Number of system calls
system.cpu.numCycles 778363744 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 98202538 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 88418167 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 3786555 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 66007710 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 65666961 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 1332 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 219 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 165889798 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 1648919647 # Number of instructions fetch has processed
system.cpu.fetch.Branches 98202538 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 65668293 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 330430884 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 21692843 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 264292230 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 125 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 2686 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 162826473 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 754831 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 778319405 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.124393 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.146166 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 447888521 57.55% 57.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 74380250 9.56% 67.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 37976870 4.88% 71.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 9085355 1.17% 73.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 28165073 3.62% 76.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 18828553 2.42% 79.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 11512004 1.48% 80.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 3871007 0.50% 81.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 146611772 18.84% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 778319405 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.126165 # Number of branch fetches per cycle
system.cpu.fetch.rate 2.118444 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 217790097 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 214638982 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 285156910 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 43029734 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 17703682 # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts 1642636299 # Number of instructions handled by decode
system.cpu.rename.SquashCycles 17703682 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 241734353 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 36955708 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 51946820 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 303044657 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 126934185 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 1631312586 # Number of instructions processed by rename
system.cpu.rename.IQFullEvents 31546408 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 73332264 # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents 3116970 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 1360939473 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 2755912805 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 2722068159 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 33844646 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 1244770452 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 116169021 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 2679381 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 2694981 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 272918574 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 438732735 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 180262547 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 255381650 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 82499363 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 1517064379 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 2634738 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 1460855259 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 54931 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 113760463 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 136767182 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 391067 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 778319405 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.876935 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.427664 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 147026932 18.89% 18.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 186493885 23.96% 42.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 211074443 27.12% 69.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 130841076 16.81% 86.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 70678954 9.08% 95.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 20414805 2.62% 98.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 7717737 0.99% 99.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 3979587 0.51% 99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 91986 0.01% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 778319405 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 100522 6.26% 6.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 6.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 6.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 166576 10.38% 16.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 16.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 16.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 16.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 16.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 16.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 16.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 16.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 16.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 16.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 16.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 16.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 16.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 16.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 16.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 16.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 16.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 16.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 16.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 16.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 16.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 16.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 16.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 16.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 16.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 16.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 1142590 71.19% 87.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 195193 12.16% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 867158324 59.36% 59.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 0 0.00% 59.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 59.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 2642655 0.18% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 419786972 28.74% 88.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 171267308 11.72% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 1460855259 # Type of FU issued
system.cpu.iq.rate 1.876829 # Inst issue rate
system.cpu.iq.fu_busy_cnt 1604881 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.001099 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 3684016874 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 1624580550 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 1444446185 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 17672861 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 9115596 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 8537125 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 1453449423 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 9010717 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 215321766 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 36219891 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 54743 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 244893 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 13414405 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 3575 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 58855 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 17703682 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 1537187 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 135114 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 1613898993 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 4122313 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 438732735 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 180262547 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 2549072 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 88195 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 3279 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 244893 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 2354936 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 1566356 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 3921292 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 1455308115 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 417068435 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 5547144 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 94199876 # number of nop insts executed
system.cpu.iew.exec_refs 587640720 # number of memory reference insts executed
system.cpu.iew.exec_branches 89112594 # Number of branches executed
system.cpu.iew.exec_stores 170572285 # Number of stores executed
system.cpu.iew.exec_rate 1.869702 # Inst execution rate
system.cpu.iew.wb_sent 1453906115 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 1452983310 # cumulative count of insts written-back
system.cpu.iew.wb_producers 1154403216 # num instructions producing a value
system.cpu.iew.wb_consumers 1205257004 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.866715 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.957807 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitCommittedInsts 1485108101 # The number of committed instructions
system.cpu.commit.commitCommittedOps 1489523295 # The number of committed instructions
system.cpu.commit.commitSquashedInsts 124289069 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 2243671 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 3786555 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 760616334 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.958311 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.503558 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 241729742 31.78% 31.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 276918822 36.41% 68.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 43178321 5.68% 73.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 54835847 7.21% 81.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 19622698 2.58% 83.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 13346857 1.75% 85.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 30466514 4.01% 89.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 10424135 1.37% 90.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 70093398 9.22% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 760616334 # Number of insts commited each cycle
system.cpu.commit.committedInsts 1485108101 # Number of instructions committed
system.cpu.commit.committedOps 1489523295 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 569360986 # Number of memory references committed
system.cpu.commit.loads 402512844 # Number of loads committed
system.cpu.commit.membars 51356 # Number of memory barriers committed
system.cpu.commit.branches 86248929 # Number of branches committed
system.cpu.commit.fp_insts 8452036 # Number of committed floating point instructions.
system.cpu.commit.int_insts 1319476388 # Number of committed integer instructions.
system.cpu.commit.function_calls 1206914 # Number of function calls committed.
system.cpu.commit.bw_lim_events 70093398 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 2304270430 # The number of ROB reads
system.cpu.rob.rob_writes 3245352893 # The number of ROB writes
system.cpu.timesIdled 1469 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 44339 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 1401188958 # Number of Instructions Simulated
system.cpu.committedOps 1405604152 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 1401188958 # Number of Instructions Simulated
system.cpu.cpi 0.555502 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.555502 # CPI: Total CPI of All Threads
system.cpu.ipc 1.800172 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.800172 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 1980619061 # number of integer regfile reads
system.cpu.int_regfile_writes 1276279795 # number of integer regfile writes
system.cpu.fp_regfile_reads 16952700 # number of floating regfile reads
system.cpu.fp_regfile_writes 10491726 # number of floating regfile writes
system.cpu.misc_regfile_reads 593312421 # number of misc regfile reads
system.cpu.misc_regfile_writes 2190883 # number of misc regfile writes
system.cpu.icache.replacements 216 # number of replacements
system.cpu.icache.tagsinuse 1046.067933 # Cycle average of tags in use
system.cpu.icache.total_refs 162824561 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 1364 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 119372.845308 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 1046.067933 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.510775 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.510775 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 162824561 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 162824561 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 162824561 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 162824561 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 162824561 # number of overall hits
system.cpu.icache.overall_hits::total 162824561 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 1912 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 1912 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 1912 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 1912 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 1912 # number of overall misses
system.cpu.icache.overall_misses::total 1912 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 62993000 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 62993000 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 62993000 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 62993000 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 62993000 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 62993000 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 162826473 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 162826473 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 162826473 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 162826473 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 162826473 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 162826473 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000012 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000012 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000012 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000012 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000012 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000012 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 32946.129707 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 32946.129707 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 32946.129707 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 32946.129707 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 32946.129707 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 32946.129707 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 547 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 547 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 547 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 547 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 547 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 547 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1365 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 1365 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 1365 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 1365 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 1365 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 1365 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 44905000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 44905000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 44905000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 44905000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 44905000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 44905000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000008 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000008 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000008 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000008 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000008 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000008 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 32897.435897 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32897.435897 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 32897.435897 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32897.435897 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 32897.435897 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32897.435897 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 458041 # number of replacements
system.cpu.dcache.tagsinuse 4094.912001 # Cycle average of tags in use
system.cpu.dcache.total_refs 365776449 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 462137 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 791.489210 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 160490000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 4094.912001 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.999734 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.999734 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 200799973 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 200799973 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 164975157 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 164975157 # number of WriteReq hits
system.cpu.dcache.SwapReq_hits::cpu.data 1319 # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total 1319 # number of SwapReq hits
system.cpu.dcache.demand_hits::cpu.data 365775130 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 365775130 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 365775130 # number of overall hits
system.cpu.dcache.overall_hits::total 365775130 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 900450 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 900450 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 1871659 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 1871659 # number of WriteReq misses
system.cpu.dcache.SwapReq_misses::cpu.data 7 # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total 7 # number of SwapReq misses
system.cpu.dcache.demand_misses::cpu.data 2772109 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 2772109 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 2772109 # number of overall misses
system.cpu.dcache.overall_misses::total 2772109 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 11941437000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 11941437000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 57464288206 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 57464288206 # number of WriteReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::cpu.data 69500 # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total 69500 # number of SwapReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 69405725206 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 69405725206 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 69405725206 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 69405725206 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 201700423 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 201700423 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 166846816 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 166846816 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::cpu.data 1326 # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total 1326 # number of SwapReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 368547239 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 368547239 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 368547239 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 368547239 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.004464 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.004464 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.011218 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.011218 # miss rate for WriteReq accesses
system.cpu.dcache.SwapReq_miss_rate::cpu.data 0.005279 # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total 0.005279 # miss rate for SwapReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.007522 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.007522 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.007522 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.007522 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13261.632517 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13261.632517 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 30702.327831 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30702.327831 # average WriteReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::cpu.data 9928.571429 # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total 9928.571429 # average SwapReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 25037.155900 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25037.155900 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 25037.155900 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25037.155900 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 4500 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 2 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 2250 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 442976 # number of writebacks
system.cpu.dcache.writebacks::total 442976 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 700359 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 700359 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1609620 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 1609620 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 2309979 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 2309979 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 2309979 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 2309979 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 200091 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 200091 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 262039 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 262039 # number of WriteReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::cpu.data 7 # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total 7 # number of SwapReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 462130 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 462130 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 462130 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 462130 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 927899000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 927899000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5906951258 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 5906951258 # number of WriteReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::cpu.data 47000 # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total 47000 # number of SwapReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 6834850258 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 6834850258 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 6834850258 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 6834850258 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000992 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000992 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.001571 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.001571 # mshr miss rate for WriteReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::cpu.data 0.005279 # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total 0.005279 # mshr miss rate for SwapReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.001254 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.001254 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.001254 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.001254 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 4637.384990 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 4637.384990 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 22542.259961 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22542.259961 # average WriteReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::cpu.data 6714.285714 # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total 6714.285714 # average SwapReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14789.886521 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14789.886521 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14789.886521 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14789.886521 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 2683 # number of replacements
system.cpu.l2cache.tagsinuse 22381.394167 # Cycle average of tags in use
system.cpu.l2cache.total_refs 541833 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 24313 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 22.285732 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 20744.483714 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 995.293943 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 641.616510 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.633071 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.030374 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.019581 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.683026 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 137 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 195649 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 195786 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 442976 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 442976 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 240248 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 240248 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 137 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 435897 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 436034 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 137 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 435897 # number of overall hits
system.cpu.l2cache.overall_hits::total 436034 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 1228 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 4437 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 5665 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 21803 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 21803 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 1228 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 26240 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 27468 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 1228 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 26240 # number of overall misses
system.cpu.l2cache.overall_misses::total 27468 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 42725500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 151899500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 194625000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 842839500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 842839500 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 42725500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 994739000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 1037464500 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 42725500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 994739000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 1037464500 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 1365 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 200086 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 201451 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 442976 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 442976 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 262051 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 262051 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 1365 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 462137 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 463502 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 1365 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 462137 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 463502 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.899634 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.022175 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.028121 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.083201 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.083201 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.899634 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.056780 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.059262 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.899634 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.056780 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.059262 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34792.752443 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34234.730674 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 34355.692851 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 38657.042609 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 38657.042609 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34792.752443 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 37909.260671 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 37769.932285 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34792.752443 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 37909.260671 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 37769.932285 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 2554 # number of writebacks
system.cpu.l2cache.writebacks::total 2554 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 1228 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 4437 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 5665 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 21803 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 21803 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 1228 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 26240 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 27468 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 1228 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 26240 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 27468 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 38798500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 138491500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 177290000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 776754500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 776754500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 38798500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 915246000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 954044500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 38798500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 915246000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 954044500 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.899634 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.022175 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.028121 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.083201 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.083201 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.899634 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.056780 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.059262 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.899634 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.056780 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.059262 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31594.869707 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31212.869056 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31295.675199 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 35626.037701 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 35626.037701 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31594.869707 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 34879.801829 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 34732.943789 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31594.869707 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 34879.801829 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 34732.943789 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|