blob: e0bb93d0f3de05dea69f2a7a3cdbeca41a226e1e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.636923 # Number of seconds simulated
sim_ticks 636923447500 # Number of ticks simulated
final_tick 636923447500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 70364 # Simulator instruction rate (inst/s)
host_op_rate 129650 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 50926468 # Simulator tick rate (ticks/s)
host_mem_usage 235448 # Number of bytes of host memory used
host_seconds 12506.73 # Real time elapsed on the host
sim_insts 880025277 # Number of instructions simulated
sim_ops 1621493925 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 58944 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 1694720 # Number of bytes read from this memory
system.physmem.bytes_read::total 1753664 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 58944 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 58944 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 163072 # Number of bytes written to this memory
system.physmem.bytes_written::total 163072 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 921 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 26480 # Number of read requests responded to by this memory
system.physmem.num_reads::total 27401 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 2548 # Number of write requests responded to by this memory
system.physmem.num_writes::total 2548 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 92545 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 2660791 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 2753336 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 92545 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 92545 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 256031 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 256031 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 256031 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 92545 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 2660791 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 3009366 # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls 48 # Number of system calls
system.cpu.numCycles 1273846896 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 155381473 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 155381473 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 26661992 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 76481328 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 76085061 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 0 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 0 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 180777781 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 1491151373 # Number of instructions fetch has processed
system.cpu.fetch.Branches 155381473 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 76085061 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 402336644 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 93587210 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 623938160 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 145 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 1139 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 185942531 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 8615707 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 1273819882 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.001935 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.237130 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 878702474 68.98% 68.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 24435713 1.92% 70.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 15105270 1.19% 72.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 18072889 1.42% 73.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 26727903 2.10% 75.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 18276740 1.43% 77.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 28604131 2.25% 79.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 39838610 3.13% 82.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 224056152 17.59% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 1273819882 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.121978 # Number of branch fetches per cycle
system.cpu.fetch.rate 1.170589 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 300142098 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 537000439 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 281769365 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 88141967 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 66766013 # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts 2369867389 # Number of instructions handled by decode
system.cpu.rename.SquashCycles 66766013 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 352580189 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 124109997 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 1918 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 302594361 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 427767404 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 2274189452 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 3 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 293406849 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 103032322 # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents 51 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 3464260390 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 7121426016 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 7121418052 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 7964 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 2493860878 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 970399512 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 94 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 94 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 745525627 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 545851562 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 222235793 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 352099065 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 146974262 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 2027094513 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 587 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 1785918647 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 140586 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 405462466 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 1049512028 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 537 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 1273819882 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.402018 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.312119 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 346849812 27.23% 27.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 447400536 35.12% 62.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 243205365 19.09% 81.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 151321871 11.88% 93.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 40825213 3.20% 96.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 32566088 2.56% 99.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 9897563 0.78% 99.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 1402374 0.11% 99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 351060 0.03% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 1273819882 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 260443 10.10% 10.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 10.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 10.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 10.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 10.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 10.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 10.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 10.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 10.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 10.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 10.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 10.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 10.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 10.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 10.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 10.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 10.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 10.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 10.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 10.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 10.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 10.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 10.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 10.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 10.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 10.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 10.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 10.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 10.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 2141420 83.03% 93.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 177309 6.87% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 46812744 2.62% 2.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 1067089927 59.75% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 479538721 26.85% 89.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 192477255 10.78% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 1785918647 # Type of FU issued
system.cpu.iq.rate 1.401988 # Inst issue rate
system.cpu.iq.fu_busy_cnt 2579172 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.001444 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 4848376217 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 2432738390 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 1727118998 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 717 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 2336 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 76 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 1741684846 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 229 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 208839211 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 126809441 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 36531 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 190384 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 34049736 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 2138 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 453 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 66766013 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 400873 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 86074 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 2027095100 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 63749855 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 545851562 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 222235793 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 88 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 48364 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 665 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 190384 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 2138396 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 24649145 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 26787541 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 1767801211 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 473822669 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 18117436 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 0 # number of nop insts executed
system.cpu.iew.exec_refs 665669278 # number of memory reference insts executed
system.cpu.iew.exec_branches 109723805 # Number of branches executed
system.cpu.iew.exec_stores 191846609 # Number of stores executed
system.cpu.iew.exec_rate 1.387766 # Inst execution rate
system.cpu.iew.wb_sent 1728448502 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 1727119074 # cumulative count of insts written-back
system.cpu.iew.wb_producers 1262324846 # num instructions producing a value
system.cpu.iew.wb_consumers 2985456049 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.355829 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.422825 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitCommittedInsts 880025277 # The number of committed instructions
system.cpu.commit.commitCommittedOps 1621493925 # The number of committed instructions
system.cpu.commit.commitSquashedInsts 405606358 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 50 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 26662143 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 1207053869 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.343348 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 1.659934 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 437041200 36.21% 36.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 432850092 35.86% 72.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 93447270 7.74% 79.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 134928627 11.18% 90.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 35706636 2.96% 93.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 23539949 1.95% 95.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 25505485 2.11% 98.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 8872667 0.74% 98.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 15161943 1.26% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 1207053869 # Number of insts commited each cycle
system.cpu.commit.committedInsts 880025277 # Number of instructions committed
system.cpu.commit.committedOps 1621493925 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 607228178 # Number of memory references committed
system.cpu.commit.loads 419042121 # Number of loads committed
system.cpu.commit.membars 0 # Number of memory barriers committed
system.cpu.commit.branches 107161574 # Number of branches committed
system.cpu.commit.fp_insts 0 # Number of committed floating point instructions.
system.cpu.commit.int_insts 1621354435 # Number of committed integer instructions.
system.cpu.commit.function_calls 0 # Number of function calls committed.
system.cpu.commit.bw_lim_events 15161943 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 3218992209 # The number of ROB reads
system.cpu.rob.rob_writes 4120983322 # The number of ROB writes
system.cpu.timesIdled 600 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 27014 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 880025277 # Number of Instructions Simulated
system.cpu.committedOps 1621493925 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 880025277 # Number of Instructions Simulated
system.cpu.cpi 1.447512 # CPI: Cycles Per Instruction
system.cpu.cpi_total 1.447512 # CPI: Total CPI of All Threads
system.cpu.ipc 0.690841 # IPC: Instructions Per Cycle
system.cpu.ipc_total 0.690841 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 4473913165 # number of integer regfile reads
system.cpu.int_regfile_writes 2590095162 # number of integer regfile writes
system.cpu.fp_regfile_reads 76 # number of floating regfile reads
system.cpu.misc_regfile_reads 911461004 # number of misc regfile reads
system.cpu.icache.replacements 22 # number of replacements
system.cpu.icache.tagsinuse 826.529270 # Cycle average of tags in use
system.cpu.icache.total_refs 185941160 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 930 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 199936.731183 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 826.529270 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.403579 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.403579 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 185941162 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 185941162 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 185941162 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 185941162 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 185941162 # number of overall hits
system.cpu.icache.overall_hits::total 185941162 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 1369 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 1369 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 1369 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 1369 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 1369 # number of overall misses
system.cpu.icache.overall_misses::total 1369 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 47914000 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 47914000 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 47914000 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 47914000 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 47914000 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 47914000 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 185942531 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 185942531 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 185942531 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 185942531 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 185942531 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 185942531 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000007 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000007 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000007 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000007 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000007 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000007 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 34999.269540 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 34999.269540 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 34999.269540 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 34999.269540 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 34999.269540 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 34999.269540 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 435 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 435 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 435 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 435 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 435 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 435 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 934 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 934 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 934 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 934 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 934 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 934 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 34118000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 34118000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 34118000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 34118000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 34118000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 34118000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000005 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000005 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000005 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000005 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000005 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000005 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 36528.907923 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36528.907923 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 36528.907923 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36528.907923 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 36528.907923 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36528.907923 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 445452 # number of replacements
system.cpu.dcache.tagsinuse 4093.428018 # Cycle average of tags in use
system.cpu.dcache.total_refs 452712586 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 449548 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 1007.039484 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 738623000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 4093.428018 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.999372 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.999372 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 264772769 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 264772769 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 187939813 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 187939813 # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data 452712582 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 452712582 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 452712582 # number of overall hits
system.cpu.dcache.overall_hits::total 452712582 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 206710 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 206710 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 246244 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 246244 # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data 452954 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 452954 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 452954 # number of overall misses
system.cpu.dcache.overall_misses::total 452954 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 1296370500 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1296370500 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 2046596000 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 2046596000 # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 3342966500 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 3342966500 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 3342966500 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 3342966500 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 264979479 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 264979479 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 188186057 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 188186057 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 453165536 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 453165536 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 453165536 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 453165536 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000780 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.000780 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.001309 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.001309 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.001000 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.001000 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.001000 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.001000 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 6271.445503 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 6271.445503 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 8311.252254 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 8311.252254 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 7380.366439 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 7380.366439 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 7380.366439 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 7380.366439 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 428527 # number of writebacks
system.cpu.dcache.writebacks::total 428527 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 3377 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 3377 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 23 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 23 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 3400 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 3400 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 3400 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 3400 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 203333 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 203333 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 246221 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 246221 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 449554 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 449554 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 449554 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 449554 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 608060000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 608060000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1250112000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1250112000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1858172000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1858172000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1858172000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1858172000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000767 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000767 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.001308 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.001308 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000992 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.000992 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000992 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.000992 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 2990.463919 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 2990.463919 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 5077.194878 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 5077.194878 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 4133.367738 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 4133.367738 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 4133.367738 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 4133.367738 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 2664 # number of replacements
system.cpu.l2cache.tagsinuse 22218.876300 # Cycle average of tags in use
system.cpu.l2cache.total_refs 517817 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 24235 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 21.366495 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 20808.584757 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 736.081009 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 674.210534 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.635028 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.022463 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.020575 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.678066 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 9 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 198770 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 198779 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 428527 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 428527 # number of Writeback hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data 4 # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total 4 # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 224300 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 224300 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 9 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 423070 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 423079 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 9 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 423070 # number of overall hits
system.cpu.l2cache.overall_hits::total 423079 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 921 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 4549 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 5470 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 21931 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 21931 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 921 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 26480 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 27401 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 921 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 26480 # number of overall misses
system.cpu.l2cache.overall_misses::total 27401 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 32620000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 157237500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 189857500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 752514000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 752514000 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 32620000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 909751500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 942371500 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 32620000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 909751500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 942371500 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 930 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 203319 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 204249 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 428527 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 428527 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 4 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 4 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 246231 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 246231 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 930 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 449550 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 450480 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 930 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 449550 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 450480 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.990323 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.022374 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.026781 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.089067 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.089067 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.990323 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.058903 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.060826 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.990323 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.058903 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.060826 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 35418.023887 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34565.289075 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 34708.866545 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34312.799234 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34312.799234 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 35418.023887 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34356.174471 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 34391.865260 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 35418.023887 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34356.174471 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 34391.865260 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 2548 # number of writebacks
system.cpu.l2cache.writebacks::total 2548 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 921 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 4549 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 5470 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 21931 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 21931 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 921 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 26480 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 27401 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 921 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 26480 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 27401 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 29694500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 141471000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 171165500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 680167500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 680167500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 29694500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 821638500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 851333000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 29694500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 821638500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 851333000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.990323 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.022374 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.026781 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.089067 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.089067 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.990323 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.058903 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.060826 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.990323 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.058903 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.060826 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 32241.585233 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31099.362497 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31291.681901 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31013.975651 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31013.975651 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 32241.585233 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31028.644260 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31069.413525 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 32241.585233 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31028.644260 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31069.413525 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|