1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.236034 # Number of seconds simulated
sim_ticks 236034256000 # Number of ticks simulated
final_tick 236034256000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 147811 # Simulator instruction rate (inst/s)
host_op_rate 160132 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 69053974 # Simulator tick rate (ticks/s)
host_mem_usage 301356 # Number of bytes of host memory used
host_seconds 3418.11 # Real time elapsed on the host
sim_insts 505234934 # Number of instructions simulated
sim_ops 547348155 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 236034256000 # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu.inst 637184 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 10497472 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.l2cache.prefetcher 16389440 # Number of bytes read from this memory
system.physmem.bytes_read::total 27524096 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 637184 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 637184 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 18641536 # Number of bytes written to this memory
system.physmem.bytes_written::total 18641536 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 9956 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 164023 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.l2cache.prefetcher 256085 # Number of read requests responded to by this memory
system.physmem.num_reads::total 430064 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 291274 # Number of write requests responded to by this memory
system.physmem.num_writes::total 291274 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 2699540 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 44474358 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.l2cache.prefetcher 69436701 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 116610599 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 2699540 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 2699540 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 78978095 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 78978095 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 78978095 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 2699540 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 44474358 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.l2cache.prefetcher 69436701 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 195588695 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 430064 # Number of read requests accepted
system.physmem.writeReqs 291274 # Number of write requests accepted
system.physmem.readBursts 430064 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 291274 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 27360896 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 163200 # Total number of bytes read from write queue
system.physmem.bytesWritten 18638848 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 27524096 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 18641536 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 2550 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 11 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 27217 # Per bank write bursts
system.physmem.perBankRdBursts::1 26580 # Per bank write bursts
system.physmem.perBankRdBursts::2 25459 # Per bank write bursts
system.physmem.perBankRdBursts::3 32933 # Per bank write bursts
system.physmem.perBankRdBursts::4 28005 # Per bank write bursts
system.physmem.perBankRdBursts::5 30095 # Per bank write bursts
system.physmem.perBankRdBursts::6 25324 # Per bank write bursts
system.physmem.perBankRdBursts::7 24336 # Per bank write bursts
system.physmem.perBankRdBursts::8 25637 # Per bank write bursts
system.physmem.perBankRdBursts::9 25661 # Per bank write bursts
system.physmem.perBankRdBursts::10 25768 # Per bank write bursts
system.physmem.perBankRdBursts::11 26242 # Per bank write bursts
system.physmem.perBankRdBursts::12 27581 # Per bank write bursts
system.physmem.perBankRdBursts::13 26014 # Per bank write bursts
system.physmem.perBankRdBursts::14 24864 # Per bank write bursts
system.physmem.perBankRdBursts::15 25798 # Per bank write bursts
system.physmem.perBankWrBursts::0 18651 # Per bank write bursts
system.physmem.perBankWrBursts::1 18268 # Per bank write bursts
system.physmem.perBankWrBursts::2 17926 # Per bank write bursts
system.physmem.perBankWrBursts::3 17983 # Per bank write bursts
system.physmem.perBankWrBursts::4 18558 # Per bank write bursts
system.physmem.perBankWrBursts::5 18375 # Per bank write bursts
system.physmem.perBankWrBursts::6 17786 # Per bank write bursts
system.physmem.perBankWrBursts::7 17681 # Per bank write bursts
system.physmem.perBankWrBursts::8 18027 # Per bank write bursts
system.physmem.perBankWrBursts::9 17737 # Per bank write bursts
system.physmem.perBankWrBursts::10 18114 # Per bank write bursts
system.physmem.perBankWrBursts::11 18781 # Per bank write bursts
system.physmem.perBankWrBursts::12 18716 # Per bank write bursts
system.physmem.perBankWrBursts::13 18163 # Per bank write bursts
system.physmem.perBankWrBursts::14 18303 # Per bank write bursts
system.physmem.perBankWrBursts::15 18163 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
system.physmem.totGap 236034203500 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 430064 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 291274 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 318869 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 60281 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 13267 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 8983 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 7229 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 6032 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 5148 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 4295 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 3299 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 63 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 23 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 12 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 8 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 5 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 6756 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 7242 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 12113 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 14851 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 16256 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 16916 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 17294 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 17615 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 17892 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 18128 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 18323 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 18440 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 18551 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 18644 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 18821 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 18548 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 17432 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 17189 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 149 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 50 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 23 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 9 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 5 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 329061 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 139.787432 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 98.478985 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 178.644390 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 210353 63.93% 63.93% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 79320 24.10% 88.03% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 14852 4.51% 92.54% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 7229 2.20% 94.74% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 4899 1.49% 96.23% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 2483 0.75% 96.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 1823 0.55% 97.54% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 1564 0.48% 98.01% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 6538 1.99% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 329061 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 17032 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 25.095820 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 145.258821 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-1023 17030 99.99% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::1024-2047 1 0.01% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::18432-19455 1 0.01% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 17032 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 17032 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 17.099108 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 17.028520 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 1.818567 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16-17 10039 58.94% 58.94% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::18-19 6203 36.42% 95.36% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::20-21 545 3.20% 98.56% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::22-23 139 0.82% 99.38% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::24-25 59 0.35% 99.72% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::26-27 18 0.11% 99.83% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::28-29 9 0.05% 99.88% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::30-31 2 0.01% 99.89% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::32-33 2 0.01% 99.91% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::34-35 2 0.01% 99.92% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::36-37 3 0.02% 99.94% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::38-39 5 0.03% 99.96% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::40-41 2 0.01% 99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::60-61 2 0.01% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::70-71 1 0.01% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::104-105 1 0.01% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 17032 # Writes before turning the bus around for reads
system.physmem.totQLat 14213030846 # Total ticks spent queuing
system.physmem.totMemAccLat 22228918346 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 2137570000 # Total ticks spent in databus transfers
system.physmem.avgQLat 33245.77 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 51995.77 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 115.92 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 78.97 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 116.61 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 78.98 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 1.52 # Data bus utilization in percentage
system.physmem.busUtilRead 0.91 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.62 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 1.12 # Average read queue length when enqueuing
system.physmem.avgWrQLen 21.65 # Average write queue length when enqueuing
system.physmem.readRowHits 307655 # Number of row buffer hits during reads
system.physmem.writeRowHits 82023 # Number of row buffer hits during writes
system.physmem.readRowHitRate 71.96 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 28.16 # Row buffer hit rate for writes
system.physmem.avgGap 327217.20 # Average gap between requests
system.physmem.pageHitRate 54.21 # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy 1196014260 # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy 635677680 # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy 1570435860 # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy 758090160 # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy 15730481520.000004 # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy 13398551100 # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy 618704160 # Energy for precharge background per rank (pJ)
system.physmem_0.actPowerDownEnergy 46181225010 # Energy for active power-down per rank (pJ)
system.physmem_0.prePowerDownEnergy 17503538880 # Energy for precharge power-down per rank (pJ)
system.physmem_0.selfRefreshEnergy 15597346500 # Energy for self refresh per rank (pJ)
system.physmem_0.totalEnergy 113194744170 # Total energy per rank (pJ)
system.physmem_0.averagePower 479.569128 # Core power per rank (mW)
system.physmem_0.totalIdleTime 205028158054 # Total Idle time Per DRAM Rank
system.physmem_0.memoryStateTime::IDLE 920292705 # Time in different power states
system.physmem_0.memoryStateTime::REF 6672444000 # Time in different power states
system.physmem_0.memoryStateTime::SREF 58173065750 # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN 45581110454 # Time in different power states
system.physmem_0.memoryStateTime::ACT 23413245991 # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN 101274097100 # Time in different power states
system.physmem_1.actEnergy 1153531260 # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy 613108815 # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy 1482014100 # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy 762140880 # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy 15061753200.000004 # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy 13366111830 # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy 607264320 # Energy for precharge background per rank (pJ)
system.physmem_1.actPowerDownEnergy 42525061470 # Energy for active power-down per rank (pJ)
system.physmem_1.prePowerDownEnergy 17168834400 # Energy for precharge power-down per rank (pJ)
system.physmem_1.selfRefreshEnergy 17794675410 # Energy for self refresh per rank (pJ)
system.physmem_1.totalEnergy 110539948695 # Total energy per rank (pJ)
system.physmem_1.averagePower 468.321620 # Core power per rank (mW)
system.physmem_1.totalIdleTime 205130134268 # Total Idle time Per DRAM Rank
system.physmem_1.memoryStateTime::IDLE 923619714 # Time in different power states
system.physmem_1.memoryStateTime::REF 6390116000 # Time in different power states
system.physmem_1.memoryStateTime::SREF 67161872750 # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN 44710479181 # Time in different power states
system.physmem_1.memoryStateTime::ACT 23590386018 # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN 93257782337 # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 236034256000 # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups 174591760 # Number of BP lookups
system.cpu.branchPred.condPredicted 131058406 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 7233420 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 90376052 # Number of BTB lookups
system.cpu.branchPred.BTBHits 79001018 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 87.413664 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 12105632 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 104483 # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups 4688252 # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits 4674256 # Number of indirect target hits.
system.cpu.branchPred.indirectMisses 13996 # Number of indirect misses.
system.cpu.branchPredindirectMispredicted 53921 # Number of mispredicted indirect branches.
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 236034256000 # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 236034256000 # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks 0 # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 236034256000 # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 236034256000 # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks 0 # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits 0 # ITB inst hits
system.cpu.itb.inst_misses 0 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 0 # ITB inst accesses
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 548 # Number of system calls
system.cpu.pwrStateResidencyTicks::ON 236034256000 # Cumulative time (in ticks) in various power states
system.cpu.numCycles 472068513 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles 7651832 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 727514898 # Number of instructions fetch has processed
system.cpu.fetch.Branches 174591760 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 95780906 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 456008633 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 14520873 # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles 8018 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 72 # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles 15159 # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines 235276766 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 36821 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 470944150 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 1.672513 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 1.189889 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 101233581 21.50% 21.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 132057346 28.04% 49.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 57356975 12.18% 61.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 180296248 38.28% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 470944150 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.369844 # Number of branch fetches per cycle
system.cpu.fetch.rate 1.541121 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 32549558 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 125926098 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 282874913 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 22821432 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 6772149 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 23855969 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 495947 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 710956468 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 29088219 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 6772149 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 63367796 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 61282237 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 40473434 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 273481495 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 25567039 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 682687004 # Number of instructions processed by rename
system.cpu.rename.SquashedInsts 12847672 # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents 10037372 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 2522908 # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents 1816731 # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents 2323927 # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands 827475029 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 3000364097 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 718606364 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 112 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 654095674 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 173379355 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 1545861 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 1536327 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 43857094 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 142358041 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 67520451 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 12908238 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 11335045 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 664745436 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 2979378 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 608905066 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 5749480 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 120376659 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 306522000 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 1746 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 470944150 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.292945 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.104492 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 154541552 32.82% 32.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 100868277 21.42% 54.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 145535828 30.90% 85.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 63029448 13.38% 98.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 6968436 1.48% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 609 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 5 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 470944150 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 71902487 53.13% 53.13% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 30 0.00% 53.13% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 53.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 53.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 53.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 53.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 53.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 53.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 53.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 53.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 53.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 53.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 53.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 53.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 53.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 53.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 53.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 53.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 53.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 53.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 53.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 53.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 53.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 53.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 53.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 53.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 53.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 53.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 53.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 44305814 32.74% 85.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 19132145 14.14% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 412584657 67.76% 67.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 352207 0.06% 67.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 67.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 67.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 67.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.00% 67.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 133573210 21.94% 89.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 62394989 10.25% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 608905066 # Type of FU issued
system.cpu.iq.rate 1.289866 # Inst issue rate
system.cpu.iq.fu_busy_cnt 135340476 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.222269 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 1829844132 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 788130713 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 594185364 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 106 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 88 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 744245476 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 66 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 7285563 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 26474758 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 24641 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 29761 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 10660231 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 224867 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 23122 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 6772149 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 23809987 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 977416 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 669217601 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 142358041 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 67520451 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 1490836 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 256647 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 583506 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 29761 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 3591077 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 3742851 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 7333928 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 598406414 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 129080217 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 10498652 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 1492787 # number of nop insts executed
system.cpu.iew.exec_refs 189993781 # number of memory reference insts executed
system.cpu.iew.exec_branches 131261458 # Number of branches executed
system.cpu.iew.exec_stores 60913564 # Number of stores executed
system.cpu.iew.exec_rate 1.267626 # Inst execution rate
system.cpu.iew.wb_sent 595430710 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 594185380 # cumulative count of insts written-back
system.cpu.iew.wb_producers 349559163 # num instructions producing a value
system.cpu.iew.wb_consumers 571371780 # num instructions consuming a value
system.cpu.iew.wb_rate 1.258685 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.611789 # average fanout of values written-back
system.cpu.commit.commitSquashedInsts 107108792 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 2977632 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 6745133 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 454284606 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.207816 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 1.884395 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 225505384 49.64% 49.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 116384460 25.62% 75.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 43472433 9.57% 84.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 23172184 5.10% 89.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 11521266 2.54% 92.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 7756423 1.71% 94.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 8277792 1.82% 95.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 4245082 0.93% 96.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 13949582 3.07% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 454284606 # Number of insts commited each cycle
system.cpu.commit.committedInsts 506578818 # Number of instructions committed
system.cpu.commit.committedOps 548692039 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 172743503 # Number of memory references committed
system.cpu.commit.loads 115883283 # Number of loads committed
system.cpu.commit.membars 1488542 # Number of memory barriers committed
system.cpu.commit.branches 121552863 # Number of branches committed
system.cpu.commit.fp_insts 16 # Number of committed floating point instructions.
system.cpu.commit.int_insts 448447003 # Number of committed integer instructions.
system.cpu.commit.function_calls 9757362 # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu 375609314 68.46% 68.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult 339219 0.06% 68.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv 0 0.00% 68.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd 0 0.00% 68.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp 0 0.00% 68.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt 0 0.00% 68.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult 0 0.00% 68.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv 0 0.00% 68.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 68.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd 0 0.00% 68.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 68.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu 0 0.00% 68.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp 0 0.00% 68.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt 0 0.00% 68.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc 0 0.00% 68.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult 0 0.00% 68.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 68.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift 0 0.00% 68.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 68.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 68.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 68.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 68.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 68.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 68.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 68.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc 3 0.00% 68.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 68.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 68.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 68.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead 115883283 21.12% 89.64% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite 56860220 10.36% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total 548692039 # Class of committed instruction
system.cpu.commit.bw_lim_events 13949582 # number cycles where commit BW limit reached
system.cpu.rob.rob_reads 1096128717 # The number of ROB reads
system.cpu.rob.rob_writes 1328290478 # The number of ROB writes
system.cpu.timesIdled 14613 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 1124363 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 505234934 # Number of Instructions Simulated
system.cpu.committedOps 547348155 # Number of Ops (including micro ops) Simulated
system.cpu.cpi 0.934354 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.934354 # CPI: Total CPI of All Threads
system.cpu.ipc 1.070258 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.070258 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 610109745 # number of integer regfile reads
system.cpu.int_regfile_writes 327329948 # number of integer regfile writes
system.cpu.fp_regfile_reads 16 # number of floating regfile reads
system.cpu.cc_regfile_reads 2166188285 # number of cc regfile reads
system.cpu.cc_regfile_writes 376531340 # number of cc regfile writes
system.cpu.misc_regfile_reads 217592371 # number of misc regfile reads
system.cpu.misc_regfile_writes 2977084 # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 236034256000 # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements 2817297 # number of replacements
system.cpu.dcache.tags.tagsinuse 511.628265 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 168862807 # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs 2817809 # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs 59.926988 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 504720000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 511.628265 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data 0.999274 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.999274 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0 152 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1 293 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2 67 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses 355255813 # Number of tag accesses
system.cpu.dcache.tags.data_accesses 355255813 # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 236034256000 # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data 114160281 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 114160281 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 51722579 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 51722579 # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data 2790 # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total 2790 # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 1488560 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 1488560 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 1488541 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 1488541 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 165882860 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 165882860 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 165885650 # number of overall hits
system.cpu.dcache.overall_hits::total 165885650 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 4839703 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 4839703 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 2516470 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 2516470 # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data 12 # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total 12 # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 66 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 66 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 7356173 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 7356173 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 7356185 # number of overall misses
system.cpu.dcache.overall_misses::total 7356185 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 63969719500 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 63969719500 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 19897650428 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 19897650428 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 1356500 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 1356500 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 83867369928 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 83867369928 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 83867369928 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 83867369928 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 118999984 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 118999984 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 54239049 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 54239049 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data 2802 # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total 2802 # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 1488626 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 1488626 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 1488541 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 1488541 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 173239033 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 173239033 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 173241835 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 173241835 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.040670 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.040670 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.046396 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.046396 # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.004283 # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total 0.004283 # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000044 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000044 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.042463 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.042463 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.042462 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.042462 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13217.695280 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13217.695280 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 7906.969059 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 7906.969059 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 20553.030303 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 20553.030303 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 11400.951273 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11400.951273 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 11400.932675 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11400.932675 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 25 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 1093581 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 3 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 221181 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 8.333333 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 4.944281 # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks 2817297 # number of writebacks
system.cpu.dcache.writebacks::total 2817297 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 2541719 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 2541719 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1996628 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 1996628 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 66 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 66 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 4538347 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 4538347 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 4538347 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 4538347 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 2297984 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 2297984 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 519842 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 519842 # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 10 # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total 10 # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 2817826 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 2817826 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 2817836 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 2817836 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 32775846000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 32775846000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4786094494 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 4786094494 # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 1244000 # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 1244000 # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 37561940494 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 37561940494 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 37563184494 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 37563184494 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.019311 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.019311 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.009584 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.009584 # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.003569 # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.003569 # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.016266 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.016266 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.016265 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.016265 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14262.869541 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14262.869541 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 9206.825332 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 9206.825332 # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 124400 # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 124400 # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13330.113532 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13330.113532 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13330.507700 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13330.507700 # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 236034256000 # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements 76619 # number of replacements
system.cpu.icache.tags.tagsinuse 466.071602 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 235190778 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 77131 # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs 3049.238024 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 116612189500 # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 466.071602 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.910296 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.910296 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0 98 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1 261 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2 118 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3 18 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4 17 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses 470630395 # Number of tag accesses
system.cpu.icache.tags.data_accesses 470630395 # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 236034256000 # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst 235190778 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 235190778 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 235190778 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 235190778 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 235190778 # number of overall hits
system.cpu.icache.overall_hits::total 235190778 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 85841 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 85841 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 85841 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 85841 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 85841 # number of overall misses
system.cpu.icache.overall_misses::total 85841 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 1941915678 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 1941915678 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 1941915678 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 1941915678 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 1941915678 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 1941915678 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 235276619 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 235276619 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 235276619 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 235276619 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 235276619 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 235276619 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000365 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000365 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000365 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000365 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000365 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000365 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 22622.239699 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 22622.239699 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 22622.239699 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 22622.239699 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 22622.239699 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 22622.239699 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 206659 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 2170 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 7236 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 11 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 28.559840 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 197.272727 # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks 76619 # number of writebacks
system.cpu.icache.writebacks::total 76619 # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 8683 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 8683 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 8683 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 8683 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 8683 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 8683 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 77158 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 77158 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 77158 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 77158 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 77158 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 77158 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 1536678279 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 1536678279 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 1536678279 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 1536678279 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 1536678279 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 1536678279 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000328 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000328 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000328 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000328 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000328 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000328 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 19915.994181 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19915.994181 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 19915.994181 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19915.994181 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 19915.994181 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19915.994181 # average overall mshr miss latency
system.cpu.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED 236034256000 # Cumulative time (in ticks) in various power states
system.cpu.l2cache.prefetcher.num_hwpf_issued 8510000 # number of hwpf issued
system.cpu.l2cache.prefetcher.pfIdentified 8511429 # number of prefetch candidates identified
system.cpu.l2cache.prefetcher.pfBufferHit 428 # number of redundant prefetches already in prefetch queue
system.cpu.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped
system.cpu.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size
system.cpu.l2cache.prefetcher.pfSpanPage 743291 # number of prefetches not generated due to page crossing
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 236034256000 # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.replacements 389594 # number of replacements
system.cpu.l2cache.tags.tagsinuse 15007.037789 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 2698812 # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs 405195 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs 6.660526 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 14932.547255 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher 74.490534 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.911410 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher 0.004547 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.915957 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1022 98 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_blocks::1024 15503 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::0 1 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::2 6 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::3 41 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::4 50 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 246 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 672 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 5433 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3 6587 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 2565 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1022 0.005981 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.946228 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses 95366335 # Number of tag accesses
system.cpu.l2cache.tags.data_accesses 95366335 # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 236034256000 # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::writebacks 2351800 # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total 2351800 # number of WritebackDirty hits
system.cpu.l2cache.WritebackClean_hits::writebacks 518252 # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total 518252 # number of WritebackClean hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 516857 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 516857 # number of ReadExReq hits
system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 67161 # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_hits::total 67161 # number of ReadCleanReq hits
system.cpu.l2cache.ReadSharedReq_hits::cpu.data 2130903 # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total 2130903 # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::cpu.inst 67161 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 2647760 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 2714921 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 67161 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 2647760 # number of overall hits
system.cpu.l2cache.overall_hits::total 2714921 # number of overall hits
system.cpu.l2cache.UpgradeReq_misses::cpu.data 27 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total 27 # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 5168 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 5168 # number of ReadExReq misses
system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 9964 # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_misses::total 9964 # number of ReadCleanReq misses
system.cpu.l2cache.ReadSharedReq_misses::cpu.data 164881 # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total 164881 # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::cpu.inst 9964 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 170049 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 180013 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 9964 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 170049 # number of overall misses
system.cpu.l2cache.overall_misses::total 180013 # number of overall misses
system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 20500 # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::total 20500 # number of UpgradeReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 668599000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 668599000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 1018287500 # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::total 1018287500 # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 15371092500 # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total 15371092500 # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 1018287500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 16039691500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 17057979000 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 1018287500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 16039691500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 17057979000 # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::writebacks 2351800 # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total 2351800 # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::writebacks 518252 # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total 518252 # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 27 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 27 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 522025 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 522025 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 77125 # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::total 77125 # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 2295784 # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total 2295784 # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 77125 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 2817809 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 2894934 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 77125 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 2817809 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 2894934 # number of overall (read+write) accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 1 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total 1 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.009900 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.009900 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.129193 # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.129193 # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.071819 # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.071819 # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.129193 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.060348 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.062182 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.129193 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.060348 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.062182 # miss rate for overall accesses
system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 759.259259 # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 759.259259 # average UpgradeReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 129372.871517 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 129372.871517 # average ReadExReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 102196.657969 # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 102196.657969 # average ReadCleanReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 93225.371632 # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 93225.371632 # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 102196.657969 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 94323.938982 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 94759.706243 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 102196.657969 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 94323.938982 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 94759.706243 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.unused_prefetches 2063 # number of HardPF blocks evicted w/o reference
system.cpu.l2cache.writebacks::writebacks 291274 # number of writebacks
system.cpu.l2cache.writebacks::total 291274 # number of writebacks
system.cpu.l2cache.ReadExReq_mshr_hits::cpu.data 1581 # number of ReadExReq MSHR hits
system.cpu.l2cache.ReadExReq_mshr_hits::total 1581 # number of ReadExReq MSHR hits
system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst 8 # number of ReadCleanReq MSHR hits
system.cpu.l2cache.ReadCleanReq_mshr_hits::total 8 # number of ReadCleanReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 4441 # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total 4441 # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst 8 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data 6022 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 6030 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst 8 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data 6022 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 6030 # number of overall MSHR hits
system.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher 355324 # number of HardPFReq MSHR misses
system.cpu.l2cache.HardPFReq_mshr_misses::total 355324 # number of HardPFReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 27 # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total 27 # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 3587 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 3587 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 9956 # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::total 9956 # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 160440 # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total 160440 # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 9956 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 164027 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 173983 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 9956 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 164027 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher 355324 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 529307 # number of overall MSHR misses
system.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher 21295211595 # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_latency::total 21295211595 # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 417500 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 417500 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 461178500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 461178500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 956729500 # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 956729500 # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 14002333000 # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 14002333000 # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 956729500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 14463511500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 15420241000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 956729500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 14463511500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher 21295211595 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 36715452595 # number of overall MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.006871 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.006871 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.129089 # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.129089 # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.069885 # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.069885 # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.129089 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.058211 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.060099 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.129089 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.058211 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.182839 # mshr miss rate for overall accesses
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher 59931.813204 # average HardPFReq mshr miss latency
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 59931.813204 # average HardPFReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 15462.962963 # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 15462.962963 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 128569.417340 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 128569.417340 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 96095.771394 # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 96095.771394 # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 87274.576166 # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 87274.576166 # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 96095.771394 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 88177.626244 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 88630.734037 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 96095.771394 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 88177.626244 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher 59931.813204 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 69365.137047 # average overall mshr miss latency
system.cpu.toL2Bus.snoop_filter.tot_requests 5788910 # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_requests 2893955 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_requests 23897 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.tot_snoops 99240 # Total number of snoops made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops 99239 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 1 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 236034256000 # Cumulative time (in ticks) in various power states
system.cpu.toL2Bus.trans_dist::ReadResp 2372941 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackDirty 2643074 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackClean 542116 # Transaction distribution
system.cpu.toL2Bus.trans_dist::CleanEvict 98320 # Transaction distribution
system.cpu.toL2Bus.trans_dist::HardPFReq 402261 # Transaction distribution
system.cpu.toL2Bus.trans_dist::HardPFResp 1 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeReq 27 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeResp 27 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 522025 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 522025 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadCleanReq 77158 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq 2295784 # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 230901 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 8452970 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total 8683871 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 9839552 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 360646848 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total 370486400 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.snoops 791889 # Total snoops (count)
system.cpu.toL2Bus.snoopTraffic 18643712 # Total snoop traffic (bytes)
system.cpu.toL2Bus.snoop_fanout::samples 3686849 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean 0.033410 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev 0.179705 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0 3563674 96.66% 96.66% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1 123174 3.34% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2 1 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total 3686849 # Request fanout histogram
system.cpu.toL2Bus.reqLayer0.occupancy 5788371005 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 2.5 # Layer utilization (%)
system.cpu.toL2Bus.snoopLayer0.occupancy 1506 # Layer occupancy (ticks)
system.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy 115765939 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 4226743467 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 1.8 # Layer utilization (%)
system.membus.snoop_filter.tot_requests 819690 # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests 413483 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 236034256000 # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp 426481 # Transaction distribution
system.membus.trans_dist::WritebackDirty 291274 # Transaction distribution
system.membus.trans_dist::CleanEvict 98320 # Transaction distribution
system.membus.trans_dist::UpgradeReq 32 # Transaction distribution
system.membus.trans_dist::ReadExReq 3582 # Transaction distribution
system.membus.trans_dist::ReadExResp 3582 # Transaction distribution
system.membus.trans_dist::ReadSharedReq 426482 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1249753 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 1249753 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 46165568 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 46165568 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 0 # Total snoops (count)
system.membus.snoopTraffic 0 # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples 430096 # Request fanout histogram
system.membus.snoop_fanout::mean 0 # Request fanout histogram
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 430096 100.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 0 # Request fanout histogram
system.membus.snoop_fanout::max_value 0 # Request fanout histogram
system.membus.snoop_fanout::total 430096 # Request fanout histogram
system.membus.reqLayer0.occupancy 2210866206 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.9 # Layer utilization (%)
system.membus.respLayer1.occupancy 2276438586 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 1.0 # Layer utilization (%)
---------- End Simulation Statistics ----------
|