blob: 97084638c9d7e0c8e79983bccda5b0ded1501f61 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.487015 # Number of seconds simulated
sim_ticks 487015166000 # Number of ticks simulated
final_tick 487015166000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 125191 # Simulator instruction rate (inst/s)
host_op_rate 231667 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 73737953 # Simulator tick rate (ticks/s)
host_mem_usage 321616 # Number of bytes of host memory used
host_seconds 6604.67 # Real time elapsed on the host
sim_insts 826847303 # Number of instructions simulated
sim_ops 1530082520 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 487015166000 # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu.inst 154176 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 24645952 # Number of bytes read from this memory
system.physmem.bytes_read::total 24800128 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 154176 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 154176 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 18907840 # Number of bytes written to this memory
system.physmem.bytes_written::total 18907840 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 2409 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 385093 # Number of read requests responded to by this memory
system.physmem.num_reads::total 387502 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 295435 # Number of write requests responded to by this memory
system.physmem.num_writes::total 295435 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 316573 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 50606128 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 50922702 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 316573 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 316573 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 38823924 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 38823924 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 38823924 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 316573 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 50606128 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 89746626 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 387502 # Number of read requests accepted
system.physmem.writeReqs 295435 # Number of write requests accepted
system.physmem.readBursts 387502 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 295435 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 24780416 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 19712 # Total number of bytes read from write queue
system.physmem.bytesWritten 18906304 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 24800128 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 18907840 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 308 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 24677 # Per bank write bursts
system.physmem.perBankRdBursts::1 26454 # Per bank write bursts
system.physmem.perBankRdBursts::2 24704 # Per bank write bursts
system.physmem.perBankRdBursts::3 24551 # Per bank write bursts
system.physmem.perBankRdBursts::4 23256 # Per bank write bursts
system.physmem.perBankRdBursts::5 23627 # Per bank write bursts
system.physmem.perBankRdBursts::6 24680 # Per bank write bursts
system.physmem.perBankRdBursts::7 24455 # Per bank write bursts
system.physmem.perBankRdBursts::8 23806 # Per bank write bursts
system.physmem.perBankRdBursts::9 23529 # Per bank write bursts
system.physmem.perBankRdBursts::10 24814 # Per bank write bursts
system.physmem.perBankRdBursts::11 23994 # Per bank write bursts
system.physmem.perBankRdBursts::12 23307 # Per bank write bursts
system.physmem.perBankRdBursts::13 23001 # Per bank write bursts
system.physmem.perBankRdBursts::14 24016 # Per bank write bursts
system.physmem.perBankRdBursts::15 24323 # Per bank write bursts
system.physmem.perBankWrBursts::0 19004 # Per bank write bursts
system.physmem.perBankWrBursts::1 19961 # Per bank write bursts
system.physmem.perBankWrBursts::2 19032 # Per bank write bursts
system.physmem.perBankWrBursts::3 19001 # Per bank write bursts
system.physmem.perBankWrBursts::4 18129 # Per bank write bursts
system.physmem.perBankWrBursts::5 18443 # Per bank write bursts
system.physmem.perBankWrBursts::6 19167 # Per bank write bursts
system.physmem.perBankWrBursts::7 19127 # Per bank write bursts
system.physmem.perBankWrBursts::8 18708 # Per bank write bursts
system.physmem.perBankWrBursts::9 17947 # Per bank write bursts
system.physmem.perBankWrBursts::10 18897 # Per bank write bursts
system.physmem.perBankWrBursts::11 17782 # Per bank write bursts
system.physmem.perBankWrBursts::12 17420 # Per bank write bursts
system.physmem.perBankWrBursts::13 16998 # Per bank write bursts
system.physmem.perBankWrBursts::14 17822 # Per bank write bursts
system.physmem.perBankWrBursts::15 17973 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
system.physmem.totGap 487015078500 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 387502 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 295435 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 381038 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 5759 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 352 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 36 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 7 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 2 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 6008 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 6294 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 17484 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 17673 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 17689 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 17693 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 17697 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 17692 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 17694 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 17700 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 17696 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 17699 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 17704 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 17708 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 17727 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 17805 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 17713 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 17722 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 9 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 4 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 2 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 2 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 2 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 2 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 146349 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 298.501363 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 176.437841 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 325.145824 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 53058 36.25% 36.25% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 40951 27.98% 64.24% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 13535 9.25% 73.48% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 7606 5.20% 78.68% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 5054 3.45% 82.14% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 3741 2.56% 84.69% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 2872 1.96% 86.65% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 2862 1.96% 88.61% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 16670 11.39% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 146349 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 17683 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 21.896002 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::gmean 18.141977 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 216.215491 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-1023 17677 99.97% 99.97% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::1024-2047 1 0.01% 99.97% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::2048-3071 1 0.01% 99.98% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::3072-4095 2 0.01% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::8192-9215 1 0.01% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::26624-27647 1 0.01% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 17683 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 17683 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 16.705932 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 16.678736 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 0.966667 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16 11382 64.37% 64.37% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::17 280 1.58% 65.95% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::18 5890 33.31% 99.26% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::19 116 0.66% 99.92% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::20 11 0.06% 99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::21 2 0.01% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::25 1 0.01% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::28 1 0.01% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 17683 # Writes before turning the bus around for reads
system.physmem.totQLat 9773520500 # Total ticks spent queuing
system.physmem.totMemAccLat 17033408000 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 1935970000 # Total ticks spent in databus transfers
system.physmem.avgQLat 25241.92 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 43991.92 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 50.88 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 38.82 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 50.92 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 38.82 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 0.70 # Data bus utilization in percentage
system.physmem.busUtilRead 0.40 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.30 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 1.03 # Average read queue length when enqueuing
system.physmem.avgWrQLen 20.86 # Average write queue length when enqueuing
system.physmem.readRowHits 316194 # Number of row buffer hits during reads
system.physmem.writeRowHits 220049 # Number of row buffer hits during writes
system.physmem.readRowHitRate 81.66 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 74.48 # Row buffer hit rate for writes
system.physmem.avgGap 713118.60 # Average gap between requests
system.physmem.pageHitRate 78.56 # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy 536506740 # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy 285137325 # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy 1402324560 # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy 792730080 # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy 13527611760.000004 # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy 8827375680 # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy 730358400 # Energy for precharge background per rank (pJ)
system.physmem_0.actPowerDownEnergy 36195677160 # Energy for active power-down per rank (pJ)
system.physmem_0.prePowerDownEnergy 16995876480 # Energy for precharge power-down per rank (pJ)
system.physmem_0.selfRefreshEnergy 84126324885 # Energy for self refresh per rank (pJ)
system.physmem_0.totalEnergy 163425034830 # Total energy per rank (pJ)
system.physmem_0.averagePower 335.564568 # Core power per rank (mW)
system.physmem_0.totalIdleTime 465742918500 # Total Idle time Per DRAM Rank
system.physmem_0.memoryStateTime::IDLE 1151920500 # Time in different power states
system.physmem_0.memoryStateTime::REF 5744978000 # Time in different power states
system.physmem_0.memoryStateTime::SREF 342106910750 # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN 44260034250 # Time in different power states
system.physmem_0.memoryStateTime::ACT 14374729750 # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN 79376592750 # Time in different power states
system.physmem_1.actEnergy 508517940 # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy 270257130 # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy 1362240600 # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy 749315340 # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy 13073392800.000004 # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy 8818641570 # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy 720149760 # Energy for precharge background per rank (pJ)
system.physmem_1.actPowerDownEnergy 34369694130 # Energy for active power-down per rank (pJ)
system.physmem_1.prePowerDownEnergy 16456043520 # Energy for precharge power-down per rank (pJ)
system.physmem_1.selfRefreshEnergy 85412982225 # Energy for self refresh per rank (pJ)
system.physmem_1.totalEnergy 161745926205 # Total energy per rank (pJ)
system.physmem_1.averagePower 332.116816 # Core power per rank (mW)
system.physmem_1.totalIdleTime 465789870750 # Total Idle time Per DRAM Rank
system.physmem_1.memoryStateTime::IDLE 1150076250 # Time in different power states
system.physmem_1.memoryStateTime::REF 5552712000 # Time in different power states
system.physmem_1.memoryStateTime::SREF 347563722250 # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN 42854288750 # Time in different power states
system.physmem_1.memoryStateTime::ACT 14522378750 # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN 75371988000 # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 487015166000 # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups 298029097 # Number of BP lookups
system.cpu.branchPred.condPredicted 298029097 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 23616389 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 229942542 # Number of BTB lookups
system.cpu.branchPred.BTBHits 0 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 0.000000 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 40333391 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 4390674 # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups 229942542 # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits 119860888 # Number of indirect target hits.
system.cpu.branchPred.indirectMisses 110081654 # Number of indirect misses.
system.cpu.branchPredindirectMispredicted 11613915 # Number of mispredicted indirect branches.
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 487015166000 # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock 8000 # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 487015166000 # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 487015166000 # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls 551 # Number of system calls
system.cpu.pwrStateResidencyTicks::ON 487015166000 # Cumulative time (in ticks) in various power states
system.cpu.numCycles 974030333 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles 229618225 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 1587637398 # Number of instructions fetch has processed
system.cpu.fetch.Branches 298029097 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 160194279 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 719695482 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 48136797 # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles 1337 # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles 32063 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 398708 # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles 8912 # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles 34 # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines 216378015 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 6307023 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes 6 # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples 973823159 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 3.052791 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.491297 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 482221410 49.52% 49.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 36458558 3.74% 53.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 36184065 3.72% 56.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 33102262 3.40% 60.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 28599787 2.94% 63.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 29969705 3.08% 66.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 40168402 4.12% 70.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 37465076 3.85% 74.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 249653894 25.64% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 973823159 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.305975 # Number of branch fetches per cycle
system.cpu.fetch.rate 1.629967 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 165565722 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 390830119 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 312240973 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 81117947 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 24068398 # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts 2744223716 # Number of instructions handled by decode
system.cpu.rename.SquashCycles 24068398 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 201650614 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 200101577 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 12340 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 351328141 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 196662089 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 2626762649 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 653926 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 121379246 # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents 22369281 # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents 44360312 # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands 2707190257 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 6592545635 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 4207329612 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 2546306 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 1616961572 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 1090228685 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 1055 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 956 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 369291247 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 608349007 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 244126939 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 253380233 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 76614927 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 2419683470 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 114601 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 1999301644 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 3644555 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 889715551 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 1510079207 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 114049 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 973823159 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 2.053044 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 2.105688 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 345234545 35.45% 35.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 135418864 13.91% 49.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 129821558 13.33% 62.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 119307207 12.25% 74.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 97554322 10.02% 84.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 67238440 6.90% 91.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 45741413 4.70% 96.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 22594403 2.32% 98.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 10912407 1.12% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 973823159 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 11212757 43.22% 43.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 43.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 43.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 43.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 43.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 43.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 43.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 43.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 43.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 43.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 43.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 43.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 43.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 43.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 43.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 43.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 43.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 43.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 43.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 43.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 43.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 43.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 43.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 43.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 43.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 43.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 43.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 43.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 43.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 11924633 45.96% 89.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 2807188 10.82% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 2915020 0.15% 0.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 1333663160 66.71% 66.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 357468 0.02% 66.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 4798486 0.24% 67.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 3 0.00% 67.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 2 0.00% 67.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 2 0.00% 67.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 471201648 23.57% 90.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 186365855 9.32% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 1999301644 # Type of FU issued
system.cpu.iq.rate 2.052607 # Inst issue rate
system.cpu.iq.fu_busy_cnt 25944578 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.012977 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 5000714674 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 3305993539 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 1923953649 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 1300906 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 4091270 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 238195 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 2021778795 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 552407 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 179914916 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 224265796 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 337750 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 639215 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 94968744 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 31938 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 869 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 24068398 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 149571445 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 6693651 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 2419798071 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 1305719 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 608349109 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 244126939 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 39730 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 1462244 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 4395107 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 639215 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 8704418 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 20695714 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 29400132 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 1945833568 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 456792637 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 53468076 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 0 # number of nop insts executed
system.cpu.iew.exec_refs 635592905 # number of memory reference insts executed
system.cpu.iew.exec_branches 185215439 # Number of branches executed
system.cpu.iew.exec_stores 178800268 # Number of stores executed
system.cpu.iew.exec_rate 1.997714 # Inst execution rate
system.cpu.iew.wb_sent 1934717341 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 1924191844 # cumulative count of insts written-back
system.cpu.iew.wb_producers 1457208218 # num instructions producing a value
system.cpu.iew.wb_consumers 2204046368 # num instructions consuming a value
system.cpu.iew.wb_rate 1.975495 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.661151 # average fanout of values written-back
system.cpu.commit.commitSquashedInsts 889791004 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 552 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 23647177 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 841074000 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.819201 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.458814 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 361210845 42.95% 42.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 184795052 21.97% 64.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 57840397 6.88% 71.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 87376864 10.39% 82.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 30415751 3.62% 85.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 26609914 3.16% 88.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 10385763 1.23% 90.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 9066382 1.08% 91.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 73373032 8.72% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 841074000 # Number of insts commited each cycle
system.cpu.commit.committedInsts 826847303 # Number of instructions committed
system.cpu.commit.committedOps 1530082520 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 533241508 # Number of memory references committed
system.cpu.commit.loads 384083313 # Number of loads committed
system.cpu.commit.membars 0 # Number of memory barriers committed
system.cpu.commit.branches 149981740 # Number of branches committed
system.cpu.commit.fp_insts 0 # Number of committed floating point instructions.
system.cpu.commit.int_insts 1527470225 # Number of committed integer instructions.
system.cpu.commit.function_calls 17673145 # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass 2048202 0.13% 0.13% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu 989691028 64.68% 64.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult 306834 0.02% 64.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv 4794948 0.31% 65.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd 0 0.00% 65.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp 0 0.00% 65.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt 0 0.00% 65.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult 0 0.00% 65.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv 0 0.00% 65.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 65.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd 0 0.00% 65.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 65.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu 0 0.00% 65.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp 0 0.00% 65.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt 0 0.00% 65.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc 0 0.00% 65.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult 0 0.00% 65.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 65.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift 0 0.00% 65.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 65.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 65.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 65.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 65.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 65.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 65.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 65.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 65.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 65.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 65.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 65.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead 384083313 25.10% 90.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite 149158195 9.75% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total 1530082520 # Class of committed instruction
system.cpu.commit.bw_lim_events 73373032 # number cycles where commit BW limit reached
system.cpu.rob.rob_reads 3187574492 # The number of ROB reads
system.cpu.rob.rob_writes 4974168269 # The number of ROB writes
system.cpu.timesIdled 2040 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 207174 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 826847303 # Number of Instructions Simulated
system.cpu.committedOps 1530082520 # Number of Ops (including micro ops) Simulated
system.cpu.cpi 1.178005 # CPI: Cycles Per Instruction
system.cpu.cpi_total 1.178005 # CPI: Total CPI of All Threads
system.cpu.ipc 0.848893 # IPC: Instructions Per Cycle
system.cpu.ipc_total 0.848893 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 2928663805 # number of integer regfile reads
system.cpu.int_regfile_writes 1576907134 # number of integer regfile writes
system.cpu.fp_regfile_reads 239166 # number of floating regfile reads
system.cpu.fp_regfile_writes 5 # number of floating regfile writes
system.cpu.cc_regfile_reads 617952960 # number of cc regfile reads
system.cpu.cc_regfile_writes 419967877 # number of cc regfile writes
system.cpu.misc_regfile_reads 1064297744 # number of misc regfile reads
system.cpu.misc_regfile_writes 1 # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 487015166000 # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements 2546002 # number of replacements
system.cpu.dcache.tags.tagsinuse 4087.987212 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 420920584 # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs 2550098 # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs 165.060552 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 1890456500 # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 4087.987212 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data 0.998044 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.998044 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0 24 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1 18 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2 600 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3 3453 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4 1 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses 851091222 # Number of tag accesses
system.cpu.dcache.tags.data_accesses 851091222 # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 487015166000 # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data 272551011 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 272551011 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 148366737 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 148366737 # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data 420917748 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 420917748 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 420917748 # number of overall hits
system.cpu.dcache.overall_hits::total 420917748 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 2561340 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 2561340 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 791474 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 791474 # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data 3352814 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 3352814 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 3352814 # number of overall misses
system.cpu.dcache.overall_misses::total 3352814 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 63063270500 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 63063270500 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 26380612500 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 26380612500 # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 89443883000 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 89443883000 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 89443883000 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 89443883000 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 275112351 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 275112351 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 149158211 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 149158211 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 424270562 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 424270562 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 424270562 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 424270562 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.009310 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.009310 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.005306 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.005306 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.007903 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.007903 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.007903 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.007903 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24621.202378 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24621.202378 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33330.990658 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33330.990658 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 26677.257671 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26677.257671 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 26677.257671 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26677.257671 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 10639 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 11942 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 928 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 13 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 11.464440 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 918.615385 # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks 2338096 # number of writebacks
system.cpu.dcache.writebacks::total 2338096 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 794970 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 794970 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 5921 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 5921 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 800891 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 800891 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 800891 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 800891 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1766370 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 1766370 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 785553 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 785553 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 2551923 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 2551923 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 2551923 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 2551923 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 37596158000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 37596158000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 25486712000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 25486712000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 63082870000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 63082870000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 63082870000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 63082870000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.006421 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.006421 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.005267 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.005267 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.006015 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.006015 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.006015 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.006015 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 21284.418327 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21284.418327 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32444.293383 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32444.293383 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 24719.738801 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24719.738801 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 24719.738801 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24719.738801 # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 487015166000 # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements 3937 # number of replacements
system.cpu.icache.tags.tagsinuse 1075.833508 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 216367909 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 5646 # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs 38322.335990 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 1075.833508 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.525309 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.525309 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 1709 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0 39 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1 11 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2 27 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3 79 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4 1553 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 0.834473 # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses 432763508 # Number of tag accesses
system.cpu.icache.tags.data_accesses 432763508 # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 487015166000 # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst 216368192 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 216368192 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 216368192 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 216368192 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 216368192 # number of overall hits
system.cpu.icache.overall_hits::total 216368192 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 9822 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 9822 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 9822 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 9822 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 9822 # number of overall misses
system.cpu.icache.overall_misses::total 9822 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 562018500 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 562018500 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 562018500 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 562018500 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 562018500 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 562018500 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 216378014 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 216378014 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 216378014 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 216378014 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 216378014 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 216378014 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000045 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000045 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000045 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000045 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000045 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000045 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 57220.372633 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57220.372633 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 57220.372633 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57220.372633 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 57220.372633 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57220.372633 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 405 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 6 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 67.500000 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks 3937 # number of writebacks
system.cpu.icache.writebacks::total 3937 # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2342 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 2342 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 2342 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 2342 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 2342 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 2342 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 7480 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 7480 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 7480 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 7480 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 7480 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 7480 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 378895000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 378895000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 378895000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 378895000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 378895000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 378895000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000035 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000035 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000035 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000035 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000035 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000035 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 50654.411765 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50654.411765 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 50654.411765 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50654.411765 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 50654.411765 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50654.411765 # average overall mshr miss latency
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 487015166000 # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.replacements 355911 # number of replacements
system.cpu.l2cache.tags.tagsinuse 30630.560827 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 4712762 # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs 388679 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs 12.125075 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 82947046000 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 71.927824 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst 191.909939 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data 30366.723064 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.002195 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.005857 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.926719 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.934771 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024 32768 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 64 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 170 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3 1402 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 31132 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses 41200319 # Number of tag accesses
system.cpu.l2cache.tags.data_accesses 41200319 # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 487015166000 # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::writebacks 2338096 # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total 2338096 # number of WritebackDirty hits
system.cpu.l2cache.WritebackClean_hits::writebacks 3847 # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total 3847 # number of WritebackClean hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data 1820 # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total 1820 # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 577163 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 577163 # number of ReadExReq hits
system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 3171 # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_hits::total 3171 # number of ReadCleanReq hits
system.cpu.l2cache.ReadSharedReq_hits::cpu.data 1587839 # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total 1587839 # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::cpu.inst 3171 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 2165002 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 2168173 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 3171 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 2165002 # number of overall hits
system.cpu.l2cache.overall_hits::total 2168173 # number of overall hits
system.cpu.l2cache.UpgradeReq_misses::cpu.data 5 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total 5 # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 206795 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 206795 # number of ReadExReq misses
system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 2409 # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_misses::total 2409 # number of ReadCleanReq misses
system.cpu.l2cache.ReadSharedReq_misses::cpu.data 178301 # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total 178301 # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::cpu.inst 2409 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 385096 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 387505 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 2409 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 385096 # number of overall misses
system.cpu.l2cache.overall_misses::total 387505 # number of overall misses
system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 30500 # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::total 30500 # number of UpgradeReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 18229359500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 18229359500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 331268000 # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::total 331268000 # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 18228771500 # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total 18228771500 # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 331268000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 36458131000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 36789399000 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 331268000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 36458131000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 36789399000 # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::writebacks 2338096 # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total 2338096 # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::writebacks 3847 # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total 3847 # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 1825 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 1825 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 783958 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 783958 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 5580 # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::total 5580 # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 1766140 # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total 1766140 # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 5580 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 2550098 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 2555678 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 5580 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 2550098 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 2555678 # number of overall (read+write) accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.002740 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total 0.002740 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.263783 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.263783 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.431720 # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.431720 # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.100955 # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.100955 # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.431720 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.151012 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.151625 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.431720 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.151012 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.151625 # miss rate for overall accesses
system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 6100 # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 6100 # average UpgradeReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 88151.838778 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 88151.838778 # average ReadExReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 137512.660855 # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 137512.660855 # average ReadCleanReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 102235.946517 # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 102235.946517 # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 137512.660855 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 94672.837422 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 94939.159495 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 137512.660855 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 94672.837422 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 94939.159495 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.writebacks::writebacks 295435 # number of writebacks
system.cpu.l2cache.writebacks::total 295435 # number of writebacks
system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 10 # number of CleanEvict MSHR misses
system.cpu.l2cache.CleanEvict_mshr_misses::total 10 # number of CleanEvict MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 5 # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total 5 # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 206795 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 206795 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 2409 # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::total 2409 # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 178301 # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total 178301 # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 2409 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 385096 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 387505 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 2409 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 385096 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 387505 # number of overall MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 102500 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 102500 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 16161409500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 16161409500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 307178000 # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 307178000 # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 16445761500 # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 16445761500 # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 307178000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 32607171000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 32914349000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 307178000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 32607171000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 32914349000 # number of overall MSHR miss cycles
system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.002740 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.002740 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.263783 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.263783 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.431720 # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.431720 # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.100955 # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.100955 # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.431720 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.151012 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.151625 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.431720 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.151012 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.151625 # mshr miss rate for overall accesses
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 20500 # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 20500 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 78151.838778 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 78151.838778 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 127512.660855 # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 127512.660855 # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 92235.946517 # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 92235.946517 # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 127512.660855 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 84672.837422 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 84939.159495 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 127512.660855 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 84672.837422 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 84939.159495 # average overall mshr miss latency
system.cpu.toL2Bus.snoop_filter.tot_requests 5109342 # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_requests 2551824 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_requests 7983 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.tot_snoops 2956 # Total number of snoops made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops 2953 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 3 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 487015166000 # Cumulative time (in ticks) in various power states
system.cpu.toL2Bus.trans_dist::ReadResp 1773620 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackDirty 2633531 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackClean 3937 # Transaction distribution
system.cpu.toL2Bus.trans_dist::CleanEvict 268382 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeReq 1825 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeResp 1825 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 783958 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 783958 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadCleanReq 7480 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq 1766140 # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 16997 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 7649848 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total 7666845 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 609088 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 312844416 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total 313453504 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.snoops 357811 # Total snoops (count)
system.cpu.toL2Bus.snoopTraffic 19029440 # Total snoop traffic (bytes)
system.cpu.toL2Bus.snoop_fanout::samples 2915314 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean 0.004397 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev 0.066180 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0 2902498 99.56% 99.56% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1 12813 0.44% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2 3 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total 2915314 # Request fanout histogram
system.cpu.toL2Bus.reqLayer0.occupancy 4896765876 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 1.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy 11220998 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 3826059624 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 0.8 # Layer utilization (%)
system.membus.snoop_filter.tot_requests 740486 # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests 353479 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 487015166000 # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp 180710 # Transaction distribution
system.membus.trans_dist::WritebackDirty 295435 # Transaction distribution
system.membus.trans_dist::CleanEvict 57541 # Transaction distribution
system.membus.trans_dist::UpgradeReq 8 # Transaction distribution
system.membus.trans_dist::ReadExReq 206792 # Transaction distribution
system.membus.trans_dist::ReadExResp 206792 # Transaction distribution
system.membus.trans_dist::ReadSharedReq 180710 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1127988 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1127988 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 1127988 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 43707968 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::total 43707968 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 43707968 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 0 # Total snoops (count)
system.membus.snoopTraffic 0 # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples 387510 # Request fanout histogram
system.membus.snoop_fanout::mean 0 # Request fanout histogram
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 387510 100.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 0 # Request fanout histogram
system.membus.snoop_fanout::max_value 0 # Request fanout histogram
system.membus.snoop_fanout::total 387510 # Request fanout histogram
system.membus.reqLayer0.occupancy 1995365000 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.4 # Layer utilization (%)
system.membus.respLayer1.occupancy 2050434250 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 0.4 # Layer utilization (%)
---------- End Simulation Statistics ----------
|