blob: a1f123e2277d1f6e54e8c2532f800b223655fb74 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.000011 # Number of seconds simulated
sim_ticks 11102000 # Number of ticks simulated
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 58378 # Simulator instruction rate (inst/s)
host_tick_rate 66066423 # Simulator tick rate (ticks/s)
host_mem_usage 248304 # Number of bytes of host memory used
host_seconds 0.17 # Real time elapsed on the host
sim_insts 9809 # Number of instructions simulated
system.cpu.workload.num_syscalls 11 # Number of system calls
system.cpu.numCycles 22205 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 3070 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 3070 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 497 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 2745 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 1002 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 0 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 0 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 5900 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 14062 # Number of instructions fetch has processed
system.cpu.fetch.Branches 3070 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 1002 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 3986 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 2234 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 1500 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 4 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 9 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 1900 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 273 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 13123 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 1.933552 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.219407 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 9243 70.43% 70.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 169 1.29% 71.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 176 1.34% 73.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 241 1.84% 74.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 234 1.78% 76.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 195 1.49% 78.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 280 2.13% 80.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 141 1.07% 81.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 2444 18.62% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 13123 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.138257 # Number of branch fetches per cycle
system.cpu.fetch.rate 0.633281 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 6251 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 1454 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 3582 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 112 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 1724 # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts 24194 # Number of instructions handled by decode
system.cpu.rename.SquashCycles 1724 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 6540 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 523 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 524 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 3382 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 430 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 22801 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 2 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 68 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 271 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands 21341 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 47863 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 47847 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 16 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 9368 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 11973 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 33 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 33 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 1611 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 2253 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 1786 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 13 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 5 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 20643 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 35 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 17013 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 65 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 10307 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 13151 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 22 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 13123 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.296426 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 2.004622 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 8026 61.16% 61.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 1107 8.44% 69.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 1007 7.67% 77.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 730 5.56% 82.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 676 5.15% 87.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 728 5.55% 93.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 620 4.72% 98.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 194 1.48% 99.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 35 0.27% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 13123 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 95 66.90% 66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 24 16.90% 83.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 23 16.20% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 4 0.02% 0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 13681 80.41% 80.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 0 0.00% 80.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 80.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 80.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 80.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 80.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 80.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 80.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 80.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 1854 10.90% 91.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 1474 8.66% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 17013 # Type of FU issued
system.cpu.iq.rate 0.766179 # Inst issue rate
system.cpu.iq.fu_busy_cnt 142 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.008347 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 47348 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 30994 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 15803 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 8 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 4 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 4 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 17147 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 4 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 80 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 1197 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 13 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 14 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 852 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 1724 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 144 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 16 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 20678 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 15 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 2253 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 1786 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 35 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 6 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 14 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 66 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 524 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 590 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 16148 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 1748 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 865 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 0 # number of nop insts executed
system.cpu.iew.exec_refs 3114 # number of memory reference insts executed
system.cpu.iew.exec_branches 1606 # Number of branches executed
system.cpu.iew.exec_stores 1366 # Number of stores executed
system.cpu.iew.exec_rate 0.727224 # Inst execution rate
system.cpu.iew.wb_sent 15964 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 15807 # cumulative count of insts written-back
system.cpu.iew.wb_producers 10570 # num instructions producing a value
system.cpu.iew.wb_consumers 15744 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 0.711867 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.671367 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitCommittedInsts 9809 # The number of committed instructions
system.cpu.commit.commitSquashedInsts 10868 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 13 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 497 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 11399 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 0.860514 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 1.681683 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 7958 69.81% 69.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 1091 9.57% 79.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 577 5.06% 84.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 889 7.80% 92.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 346 3.04% 95.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 149 1.31% 96.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 139 1.22% 97.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 66 0.58% 98.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 184 1.61% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 11399 # Number of insts commited each cycle
system.cpu.commit.count 9809 # Number of instructions committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 1990 # Number of memory references committed
system.cpu.commit.loads 1056 # Number of loads committed
system.cpu.commit.membars 0 # Number of memory barriers committed
system.cpu.commit.branches 1214 # Number of branches committed
system.cpu.commit.fp_insts 0 # Number of committed floating point instructions.
system.cpu.commit.int_insts 9714 # Number of committed integer instructions.
system.cpu.commit.function_calls 0 # Number of function calls committed.
system.cpu.commit.bw_lim_events 184 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 31892 # The number of ROB reads
system.cpu.rob.rob_writes 43113 # The number of ROB writes
system.cpu.timesIdled 182 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 9082 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 9809 # Number of Instructions Simulated
system.cpu.committedInsts_total 9809 # Number of Instructions Simulated
system.cpu.cpi 2.263737 # CPI: Cycles Per Instruction
system.cpu.cpi_total 2.263737 # CPI: Total CPI of All Threads
system.cpu.ipc 0.441747 # IPC: Instructions Per Cycle
system.cpu.ipc_total 0.441747 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 23720 # number of integer regfile reads
system.cpu.int_regfile_writes 14686 # number of integer regfile writes
system.cpu.fp_regfile_reads 4 # number of floating regfile reads
system.cpu.misc_regfile_reads 7234 # number of misc regfile reads
system.cpu.icache.replacements 0 # number of replacements
system.cpu.icache.tagsinuse 145.121253 # Cycle average of tags in use
system.cpu.icache.total_refs 1536 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 298 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 5.154362 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::0 145.121253 # Average occupied blocks per context
system.cpu.icache.occ_percent::0 0.070860 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits 1536 # number of ReadReq hits
system.cpu.icache.demand_hits 1536 # number of demand (read+write) hits
system.cpu.icache.overall_hits 1536 # number of overall hits
system.cpu.icache.ReadReq_misses 364 # number of ReadReq misses
system.cpu.icache.demand_misses 364 # number of demand (read+write) misses
system.cpu.icache.overall_misses 364 # number of overall misses
system.cpu.icache.ReadReq_miss_latency 13311000 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency 13311000 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency 13311000 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses 1900 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses 1900 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses 1900 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate 0.191579 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate 0.191579 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate 0.191579 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency 36568.681319 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency 36568.681319 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency 36568.681319 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.writebacks 0 # number of writebacks
system.cpu.icache.ReadReq_mshr_hits 66 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits 66 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits 66 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses 298 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses 298 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses 298 # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.icache.ReadReq_mshr_miss_latency 10465000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency 10465000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency 10465000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_miss_rate 0.156842 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate 0.156842 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate 0.156842 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency 35117.449664 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 35117.449664 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 35117.449664 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 0 # number of replacements
system.cpu.dcache.tagsinuse 85.500276 # Cycle average of tags in use
system.cpu.dcache.total_refs 2118 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 145 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 14.606897 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::0 85.500276 # Average occupied blocks per context
system.cpu.dcache.occ_percent::0 0.020874 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits 1500 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits 618 # number of WriteReq hits
system.cpu.dcache.demand_hits 2118 # number of demand (read+write) hits
system.cpu.dcache.overall_hits 2118 # number of overall hits
system.cpu.dcache.ReadReq_misses 113 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses 316 # number of WriteReq misses
system.cpu.dcache.demand_misses 429 # number of demand (read+write) misses
system.cpu.dcache.overall_misses 429 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency 3938500 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency 10704500 # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency 14643000 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency 14643000 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses 1613 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses 934 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses 2547 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses 2547 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate 0.070056 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate 0.338330 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate 0.168433 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate 0.168433 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency 34853.982301 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency 33875 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency 34132.867133 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency 34132.867133 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks 0 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits 44 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits 239 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits 283 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits 283 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses 69 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses 77 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses 146 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses 146 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency 2421500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency 2762000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency 5183500 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency 5183500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate 0.042777 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate 0.082441 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate 0.057322 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate 0.057322 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 35094.202899 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 35870.129870 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 35503.424658 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 35503.424658 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 0 # number of replacements
system.cpu.l2cache.tagsinuse 178.583785 # Cycle average of tags in use
system.cpu.l2cache.total_refs 2 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 364 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 0.005495 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::0 178.583785 # Average occupied blocks per context
system.cpu.l2cache.occ_percent::0 0.005450 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits 2 # number of ReadReq hits
system.cpu.l2cache.demand_hits 2 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits 2 # number of overall hits
system.cpu.l2cache.ReadReq_misses 365 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses 77 # number of ReadExReq misses
system.cpu.l2cache.demand_misses 442 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses 442 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency 12493000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency 2653500 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency 15146500 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency 15146500 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses 367 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses 77 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses 444 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses 444 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate 0.994550 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate 1 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate 0.995495 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate 0.995495 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency 34227.397260 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency 34461.038961 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency 34268.099548 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency 34268.099548 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks 0 # number of writebacks
system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses 365 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses 77 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses 442 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses 442 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.l2cache.ReadReq_mshr_miss_latency 11328000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency 2409500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency 13737500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency 13737500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate 0.994550 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate 1 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate 0.995495 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate 0.995495 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31035.616438 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31292.207792 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency 31080.316742 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 31080.316742 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|