blob: f73eb8157df687b7854704773ab70a66768c5008 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
|
---------- Begin Simulation Statistics ----------
sim_seconds 1.869358 # Number of seconds simulated
sim_ticks 1869358498000 # Number of ticks simulated
final_tick 1869358498000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 1016587 # Simulator instruction rate (inst/s)
host_op_rate 1016586 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 29236138105 # Simulator tick rate (ticks/s)
host_mem_usage 314344 # Number of bytes of host memory used
host_seconds 63.94 # Real time elapsed on the host
sim_insts 65000470 # Number of instructions simulated
sim_ops 65000470 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu0.inst 758272 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data 66535616 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst 105984 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data 766336 # Number of bytes read from this memory
system.physmem.bytes_read::tsunami.ide 960 # Number of bytes read from this memory
system.physmem.bytes_read::total 68167168 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst 758272 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst 105984 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 864256 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 7836224 # Number of bytes written to this memory
system.physmem.bytes_written::total 7836224 # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst 11848 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data 1039619 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst 1656 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data 11974 # Number of read requests responded to by this memory
system.physmem.num_reads::tsunami.ide 15 # Number of read requests responded to by this memory
system.physmem.num_reads::total 1065112 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 122441 # Number of write requests responded to by this memory
system.physmem.num_writes::total 122441 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst 405632 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data 35592753 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst 56695 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data 409946 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::tsunami.ide 514 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 36465540 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst 405632 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst 56695 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 462328 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 4191932 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 4191932 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 4191932 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst 405632 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data 35592753 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst 56695 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data 409946 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::tsunami.ide 514 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 40657473 # Total bandwidth to/from this memory (bytes/s)
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu0.dtb.fetch_hits 0 # ITB hits
system.cpu0.dtb.fetch_misses 0 # ITB misses
system.cpu0.dtb.fetch_acv 0 # ITB acv
system.cpu0.dtb.fetch_accesses 0 # ITB accesses
system.cpu0.dtb.read_hits 7758839 # DTB read hits
system.cpu0.dtb.read_misses 7155 # DTB read misses
system.cpu0.dtb.read_acv 152 # DTB read access violations
system.cpu0.dtb.read_accesses 531148 # DTB read accesses
system.cpu0.dtb.write_hits 4740268 # DTB write hits
system.cpu0.dtb.write_misses 732 # DTB write misses
system.cpu0.dtb.write_acv 102 # DTB write access violations
system.cpu0.dtb.write_accesses 201714 # DTB write accesses
system.cpu0.dtb.data_hits 12499107 # DTB hits
system.cpu0.dtb.data_misses 7887 # DTB misses
system.cpu0.dtb.data_acv 254 # DTB access violations
system.cpu0.dtb.data_accesses 732862 # DTB accesses
system.cpu0.itb.fetch_hits 3525737 # ITB hits
system.cpu0.itb.fetch_misses 3572 # ITB misses
system.cpu0.itb.fetch_acv 127 # ITB acv
system.cpu0.itb.fetch_accesses 3529309 # ITB accesses
system.cpu0.itb.read_hits 0 # DTB read hits
system.cpu0.itb.read_misses 0 # DTB read misses
system.cpu0.itb.read_acv 0 # DTB read access violations
system.cpu0.itb.read_accesses 0 # DTB read accesses
system.cpu0.itb.write_hits 0 # DTB write hits
system.cpu0.itb.write_misses 0 # DTB write misses
system.cpu0.itb.write_acv 0 # DTB write access violations
system.cpu0.itb.write_accesses 0 # DTB write accesses
system.cpu0.itb.data_hits 0 # DTB hits
system.cpu0.itb.data_misses 0 # DTB misses
system.cpu0.itb.data_acv 0 # DTB access violations
system.cpu0.itb.data_accesses 0 # DTB accesses
system.cpu0.numCycles 3738723791 # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu0.kern.inst.arm 0 # number of arm instructions executed
system.cpu0.kern.inst.quiesce 6794 # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei 150436 # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0 51398 40.00% 40.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21 243 0.19% 40.18% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22 1907 1.48% 41.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30 514 0.40% 42.07% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31 74447 57.93% 100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total 128509 # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0 51050 48.97% 48.97% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21 243 0.23% 49.20% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22 1907 1.83% 51.03% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30 514 0.49% 51.52% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31 50536 48.48% 100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total 104250 # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0 1853222948500 99.14% 99.14% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21 20110000 0.00% 99.14% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22 82001000 0.00% 99.14% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30 57621500 0.00% 99.15% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31 15975609500 0.85% 100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total 1869358290500 # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0 0.993229 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31 0.678818 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total 0.811227 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2 6 2.63% 2.63% # number of syscalls executed
system.cpu0.kern.syscall::3 20 8.77% 11.40% # number of syscalls executed
system.cpu0.kern.syscall::4 2 0.88% 12.28% # number of syscalls executed
system.cpu0.kern.syscall::6 32 14.04% 26.32% # number of syscalls executed
system.cpu0.kern.syscall::12 1 0.44% 26.75% # number of syscalls executed
system.cpu0.kern.syscall::15 1 0.44% 27.19% # number of syscalls executed
system.cpu0.kern.syscall::17 9 3.95% 31.14% # number of syscalls executed
system.cpu0.kern.syscall::19 8 3.51% 34.65% # number of syscalls executed
system.cpu0.kern.syscall::20 6 2.63% 37.28% # number of syscalls executed
system.cpu0.kern.syscall::23 2 0.88% 38.16% # number of syscalls executed
system.cpu0.kern.syscall::24 4 1.75% 39.91% # number of syscalls executed
system.cpu0.kern.syscall::33 7 3.07% 42.98% # number of syscalls executed
system.cpu0.kern.syscall::41 2 0.88% 43.86% # number of syscalls executed
system.cpu0.kern.syscall::45 37 16.23% 60.09% # number of syscalls executed
system.cpu0.kern.syscall::47 4 1.75% 61.84% # number of syscalls executed
system.cpu0.kern.syscall::48 8 3.51% 65.35% # number of syscalls executed
system.cpu0.kern.syscall::54 10 4.39% 69.74% # number of syscalls executed
system.cpu0.kern.syscall::58 1 0.44% 70.18% # number of syscalls executed
system.cpu0.kern.syscall::59 5 2.19% 72.37% # number of syscalls executed
system.cpu0.kern.syscall::71 30 13.16% 85.53% # number of syscalls executed
system.cpu0.kern.syscall::73 3 1.32% 86.84% # number of syscalls executed
system.cpu0.kern.syscall::74 8 3.51% 90.35% # number of syscalls executed
system.cpu0.kern.syscall::87 1 0.44% 90.79% # number of syscalls executed
system.cpu0.kern.syscall::90 2 0.88% 91.67% # number of syscalls executed
system.cpu0.kern.syscall::92 9 3.95% 95.61% # number of syscalls executed
system.cpu0.kern.syscall::97 2 0.88% 96.49% # number of syscalls executed
system.cpu0.kern.syscall::98 2 0.88% 97.37% # number of syscalls executed
system.cpu0.kern.syscall::132 2 0.88% 98.25% # number of syscalls executed
system.cpu0.kern.syscall::144 2 0.88% 99.12% # number of syscalls executed
system.cpu0.kern.syscall::147 2 0.88% 100.00% # number of syscalls executed
system.cpu0.kern.syscall::total 228 # number of syscalls executed
system.cpu0.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed
system.cpu0.kern.callpal::wripir 616 0.45% 0.45% # number of callpals executed
system.cpu0.kern.callpal::wrmces 1 0.00% 0.45% # number of callpals executed
system.cpu0.kern.callpal::wrfen 1 0.00% 0.46% # number of callpals executed
system.cpu0.kern.callpal::wrvptptr 1 0.00% 0.46% # number of callpals executed
system.cpu0.kern.callpal::swpctx 2743 2.02% 2.47% # number of callpals executed
system.cpu0.kern.callpal::tbi 39 0.03% 2.50% # number of callpals executed
system.cpu0.kern.callpal::wrent 7 0.01% 2.51% # number of callpals executed
system.cpu0.kern.callpal::swpipl 121669 89.51% 92.02% # number of callpals executed
system.cpu0.kern.callpal::rdps 6149 4.52% 96.54% # number of callpals executed
system.cpu0.kern.callpal::wrkgp 1 0.00% 96.54% # number of callpals executed
system.cpu0.kern.callpal::wrusp 3 0.00% 96.54% # number of callpals executed
system.cpu0.kern.callpal::rdusp 7 0.01% 96.55% # number of callpals executed
system.cpu0.kern.callpal::whami 2 0.00% 96.55% # number of callpals executed
system.cpu0.kern.callpal::rti 4175 3.07% 99.62% # number of callpals executed
system.cpu0.kern.callpal::callsys 369 0.27% 99.89% # number of callpals executed
system.cpu0.kern.callpal::imb 146 0.11% 100.00% # number of callpals executed
system.cpu0.kern.callpal::total 135930 # number of callpals executed
system.cpu0.kern.mode_switch::kernel 6593 # number of protection mode switches
system.cpu0.kern.mode_switch::user 1174 # number of protection mode switches
system.cpu0.kern.mode_switch::idle 0 # number of protection mode switches
system.cpu0.kern.mode_good::kernel 1173
system.cpu0.kern.mode_good::user 1174
system.cpu0.kern.mode_good::idle 0
system.cpu0.kern.mode_switch_good::kernel 0.177916 # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user 1 # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle nan # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total 0.302176 # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel 1868349657500 99.95% 99.95% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user 1008632000 0.05% 100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle 0 0.00% 100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context 2744 # number of times the context was actually changed
system.cpu0.committedInsts 49478313 # Number of instructions committed
system.cpu0.committedOps 49478313 # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses 46202260 # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses 197598 # Number of float alu accesses
system.cpu0.num_func_calls 1124639 # number of times a function call or return occured
system.cpu0.num_conditional_control_insts 6043708 # number of instructions that are conditional controls
system.cpu0.num_int_insts 46202260 # number of integer instructions
system.cpu0.num_fp_insts 197598 # number of float instructions
system.cpu0.num_int_register_reads 64004164 # number of times the integer registers were read
system.cpu0.num_int_register_writes 34834852 # number of times the integer registers were written
system.cpu0.num_fp_register_reads 97440 # number of times the floating registers were read
system.cpu0.num_fp_register_writes 98967 # number of times the floating registers were written
system.cpu0.num_mem_refs 12536155 # number of memory refs
system.cpu0.num_load_insts 7783785 # Number of load instructions
system.cpu0.num_store_insts 4752370 # Number of store instructions
system.cpu0.num_idle_cycles 3689240240.665401 # Number of idle cycles
system.cpu0.num_busy_cycles 49483550.334599 # Number of busy cycles
system.cpu0.not_idle_fraction 0.013235 # Percentage of non-idle cycles
system.cpu0.idle_fraction 0.986765 # Percentage of idle cycles
system.cpu0.Branches 7530941 # Number of branches fetched
system.cpu0.op_class::No_OpClass 2589824 5.23% 5.23% # Class of executed instruction
system.cpu0.op_class::IntAlu 33436514 67.57% 72.80% # Class of executed instruction
system.cpu0.op_class::IntMult 50547 0.10% 72.90% # Class of executed instruction
system.cpu0.op_class::IntDiv 0 0.00% 72.90% # Class of executed instruction
system.cpu0.op_class::FloatAdd 27840 0.06% 72.96% # Class of executed instruction
system.cpu0.op_class::FloatCmp 0 0.00% 72.96% # Class of executed instruction
system.cpu0.op_class::FloatCvt 0 0.00% 72.96% # Class of executed instruction
system.cpu0.op_class::FloatMult 0 0.00% 72.96% # Class of executed instruction
system.cpu0.op_class::FloatDiv 2233 0.00% 72.96% # Class of executed instruction
system.cpu0.op_class::FloatSqrt 0 0.00% 72.96% # Class of executed instruction
system.cpu0.op_class::SimdAdd 0 0.00% 72.96% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc 0 0.00% 72.96% # Class of executed instruction
system.cpu0.op_class::SimdAlu 0 0.00% 72.96% # Class of executed instruction
system.cpu0.op_class::SimdCmp 0 0.00% 72.96% # Class of executed instruction
system.cpu0.op_class::SimdCvt 0 0.00% 72.96% # Class of executed instruction
system.cpu0.op_class::SimdMisc 0 0.00% 72.96% # Class of executed instruction
system.cpu0.op_class::SimdMult 0 0.00% 72.96% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc 0 0.00% 72.96% # Class of executed instruction
system.cpu0.op_class::SimdShift 0 0.00% 72.96% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc 0 0.00% 72.96% # Class of executed instruction
system.cpu0.op_class::SimdSqrt 0 0.00% 72.96% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd 0 0.00% 72.96% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu 0 0.00% 72.96% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp 0 0.00% 72.96% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt 0 0.00% 72.96% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv 0 0.00% 72.96% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc 0 0.00% 72.96% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult 0 0.00% 72.96% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc 0 0.00% 72.96% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt 0 0.00% 72.96% # Class of executed instruction
system.cpu0.op_class::MemRead 7945621 16.06% 89.02% # Class of executed instruction
system.cpu0.op_class::MemWrite 4758309 9.62% 98.63% # Class of executed instruction
system.cpu0.op_class::IprAccess 675566 1.37% 100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu0.op_class::total 49486454 # Class of executed instruction
system.cpu0.dcache.tags.replacements 1781373 # number of replacements
system.cpu0.dcache.tags.tagsinuse 506.187448 # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs 10705809 # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs 1781885 # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs 6.008137 # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle 10840000 # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data 506.187448 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data 0.988647 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total 0.988647 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0 446 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1 62 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2 4 # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses 51822236 # Number of tag accesses
system.cpu0.dcache.tags.data_accesses 51822236 # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data 6068914 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total 6068914 # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data 4360098 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total 4360098 # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 127591 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total 127591 # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data 132845 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total 132845 # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data 10429012 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total 10429012 # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data 10429012 # number of overall hits
system.cpu0.dcache.overall_hits::total 10429012 # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data 1560067 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total 1560067 # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data 236542 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total 236542 # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 12627 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total 12627 # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data 6925 # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total 6925 # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data 1796609 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total 1796609 # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data 1796609 # number of overall misses
system.cpu0.dcache.overall_misses::total 1796609 # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data 7628981 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total 7628981 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data 4596640 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total 4596640 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 140218 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total 140218 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 139770 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total 139770 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data 12225621 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total 12225621 # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data 12225621 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total 12225621 # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.204492 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total 0.204492 # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.051460 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total 0.051460 # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.090053 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.090053 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.049546 # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total 0.049546 # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data 0.146954 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total 0.146954 # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data 0.146954 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total 0.146954 # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes 0 # number of fast writes performed
system.cpu0.dcache.cache_copies 0 # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks 632988 # number of writebacks
system.cpu0.dcache.writebacks::total 632988 # number of writebacks
system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements 618298 # number of replacements
system.cpu0.icache.tags.tagsinuse 511.240646 # Cycle average of tags in use
system.cpu0.icache.tags.total_refs 48867509 # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs 618810 # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs 78.970135 # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle 9786048500 # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst 511.240646 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst 0.998517 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total 0.998517 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0 63 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1 116 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2 333 # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses 50105399 # Number of tag accesses
system.cpu0.icache.tags.data_accesses 50105399 # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst 48867509 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total 48867509 # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst 48867509 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total 48867509 # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst 48867509 # number of overall hits
system.cpu0.icache.overall_hits::total 48867509 # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst 618945 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total 618945 # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst 618945 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total 618945 # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst 618945 # number of overall misses
system.cpu0.icache.overall_misses::total 618945 # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst 49486454 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total 49486454 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst 49486454 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total 49486454 # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst 49486454 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total 49486454 # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.012507 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total 0.012507 # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst 0.012507 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total 0.012507 # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst 0.012507 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total 0.012507 # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu0.icache.fast_writes 0 # number of fast writes performed
system.cpu0.icache.cache_copies 0 # number of cache copies performed
system.cpu0.icache.writebacks::writebacks 618298 # number of writebacks
system.cpu0.icache.writebacks::total 618298 # number of writebacks
system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits 0 # ITB hits
system.cpu1.dtb.fetch_misses 0 # ITB misses
system.cpu1.dtb.fetch_acv 0 # ITB acv
system.cpu1.dtb.fetch_accesses 0 # ITB accesses
system.cpu1.dtb.read_hits 2831558 # DTB read hits
system.cpu1.dtb.read_misses 3191 # DTB read misses
system.cpu1.dtb.read_acv 58 # DTB read access violations
system.cpu1.dtb.read_accesses 198160 # DTB read accesses
system.cpu1.dtb.write_hits 2101673 # DTB write hits
system.cpu1.dtb.write_misses 412 # DTB write misses
system.cpu1.dtb.write_acv 55 # DTB write access violations
system.cpu1.dtb.write_accesses 90619 # DTB write accesses
system.cpu1.dtb.data_hits 4933231 # DTB hits
system.cpu1.dtb.data_misses 3603 # DTB misses
system.cpu1.dtb.data_acv 113 # DTB access violations
system.cpu1.dtb.data_accesses 288779 # DTB accesses
system.cpu1.itb.fetch_hits 1950883 # ITB hits
system.cpu1.itb.fetch_misses 1451 # ITB misses
system.cpu1.itb.fetch_acv 57 # ITB acv
system.cpu1.itb.fetch_accesses 1952334 # ITB accesses
system.cpu1.itb.read_hits 0 # DTB read hits
system.cpu1.itb.read_misses 0 # DTB read misses
system.cpu1.itb.read_acv 0 # DTB read access violations
system.cpu1.itb.read_accesses 0 # DTB read accesses
system.cpu1.itb.write_hits 0 # DTB write hits
system.cpu1.itb.write_misses 0 # DTB write misses
system.cpu1.itb.write_acv 0 # DTB write access violations
system.cpu1.itb.write_accesses 0 # DTB write accesses
system.cpu1.itb.data_hits 0 # DTB hits
system.cpu1.itb.data_misses 0 # DTB misses
system.cpu1.itb.data_acv 0 # DTB access violations
system.cpu1.itb.data_accesses 0 # DTB accesses
system.cpu1.numCycles 3738297607 # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu1.kern.inst.arm 0 # number of arm instructions executed
system.cpu1.kern.inst.quiesce 2704 # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei 92290 # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0 31964 39.34% 39.34% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22 1906 2.35% 41.68% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30 616 0.76% 42.44% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31 46769 57.56% 100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total 81255 # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0 30935 48.51% 48.51% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22 1906 2.99% 51.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30 616 0.97% 52.46% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31 30319 47.54% 100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total 63776 # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0 1856124001500 99.30% 99.30% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22 81958000 0.00% 99.31% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30 70736500 0.00% 99.31% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31 12870742500 0.69% 100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total 1869147438500 # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0 0.967808 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31 0.648271 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total 0.784887 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2 2 2.04% 2.04% # number of syscalls executed
system.cpu1.kern.syscall::3 10 10.20% 12.24% # number of syscalls executed
system.cpu1.kern.syscall::4 2 2.04% 14.29% # number of syscalls executed
system.cpu1.kern.syscall::6 10 10.20% 24.49% # number of syscalls executed
system.cpu1.kern.syscall::17 6 6.12% 30.61% # number of syscalls executed
system.cpu1.kern.syscall::19 2 2.04% 32.65% # number of syscalls executed
system.cpu1.kern.syscall::23 2 2.04% 34.69% # number of syscalls executed
system.cpu1.kern.syscall::24 2 2.04% 36.73% # number of syscalls executed
system.cpu1.kern.syscall::33 4 4.08% 40.82% # number of syscalls executed
system.cpu1.kern.syscall::45 17 17.35% 58.16% # number of syscalls executed
system.cpu1.kern.syscall::47 2 2.04% 60.20% # number of syscalls executed
system.cpu1.kern.syscall::48 2 2.04% 62.24% # number of syscalls executed
system.cpu1.kern.syscall::59 2 2.04% 64.29% # number of syscalls executed
system.cpu1.kern.syscall::71 24 24.49% 88.78% # number of syscalls executed
system.cpu1.kern.syscall::74 8 8.16% 96.94% # number of syscalls executed
system.cpu1.kern.syscall::90 1 1.02% 97.96% # number of syscalls executed
system.cpu1.kern.syscall::132 2 2.04% 100.00% # number of syscalls executed
system.cpu1.kern.syscall::total 98 # number of syscalls executed
system.cpu1.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed
system.cpu1.kern.callpal::wripir 514 0.61% 0.61% # number of callpals executed
system.cpu1.kern.callpal::wrmces 1 0.00% 0.61% # number of callpals executed
system.cpu1.kern.callpal::wrfen 1 0.00% 0.61% # number of callpals executed
system.cpu1.kern.callpal::swpctx 2506 2.96% 3.58% # number of callpals executed
system.cpu1.kern.callpal::tbi 14 0.02% 3.59% # number of callpals executed
system.cpu1.kern.callpal::wrent 7 0.01% 3.60% # number of callpals executed
system.cpu1.kern.callpal::swpipl 74617 88.26% 91.86% # number of callpals executed
system.cpu1.kern.callpal::rdps 2575 3.05% 94.91% # number of callpals executed
system.cpu1.kern.callpal::wrkgp 1 0.00% 94.91% # number of callpals executed
system.cpu1.kern.callpal::wrusp 4 0.00% 94.91% # number of callpals executed
system.cpu1.kern.callpal::rdusp 2 0.00% 94.91% # number of callpals executed
system.cpu1.kern.callpal::whami 3 0.00% 94.92% # number of callpals executed
system.cpu1.kern.callpal::rti 4115 4.87% 99.79% # number of callpals executed
system.cpu1.kern.callpal::callsys 146 0.17% 99.96% # number of callpals executed
system.cpu1.kern.callpal::imb 34 0.04% 100.00% # number of callpals executed
system.cpu1.kern.callpal::rdunique 1 0.00% 100.00% # number of callpals executed
system.cpu1.kern.callpal::total 84542 # number of callpals executed
system.cpu1.kern.mode_switch::kernel 2548 # number of protection mode switches
system.cpu1.kern.mode_switch::user 564 # number of protection mode switches
system.cpu1.kern.mode_switch::idle 3056 # number of protection mode switches
system.cpu1.kern.mode_good::kernel 1106
system.cpu1.kern.mode_good::user 564
system.cpu1.kern.mode_good::idle 542
system.cpu1.kern.mode_switch_good::kernel 0.434066 # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user 1 # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle 0.177356 # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total 0.358625 # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel 5986367000 0.32% 0.32% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user 456602000 0.02% 0.34% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle 1862102855500 99.66% 100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context 2507 # number of times the context was actually changed
system.cpu1.committedInsts 15522157 # Number of instructions committed
system.cpu1.committedOps 15522157 # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses 14295542 # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses 198941 # Number of float alu accesses
system.cpu1.num_func_calls 493140 # number of times a function call or return occured
system.cpu1.num_conditional_control_insts 1540067 # number of instructions that are conditional controls
system.cpu1.num_int_insts 14295542 # number of integer instructions
system.cpu1.num_fp_insts 198941 # number of float instructions
system.cpu1.num_int_register_reads 19514287 # number of times the integer registers were read
system.cpu1.num_int_register_writes 10457599 # number of times the integer registers were written
system.cpu1.num_fp_register_reads 101734 # number of times the floating registers were read
system.cpu1.num_fp_register_writes 104129 # number of times the floating registers were written
system.cpu1.num_mem_refs 4961785 # number of memory refs
system.cpu1.num_load_insts 2849089 # Number of load instructions
system.cpu1.num_store_insts 2112696 # Number of store instructions
system.cpu1.num_idle_cycles 3722774671.474094 # Number of idle cycles
system.cpu1.num_busy_cycles 15522935.525906 # Number of busy cycles
system.cpu1.not_idle_fraction 0.004152 # Percentage of non-idle cycles
system.cpu1.idle_fraction 0.995848 # Percentage of idle cycles
system.cpu1.Branches 2214162 # Number of branches fetched
system.cpu1.op_class::No_OpClass 856043 5.51% 5.51% # Class of executed instruction
system.cpu1.op_class::IntAlu 9156765 58.98% 64.49% # Class of executed instruction
system.cpu1.op_class::IntMult 25065 0.16% 64.65% # Class of executed instruction
system.cpu1.op_class::IntDiv 0 0.00% 64.65% # Class of executed instruction
system.cpu1.op_class::FloatAdd 12426 0.08% 64.73% # Class of executed instruction
system.cpu1.op_class::FloatCmp 0 0.00% 64.73% # Class of executed instruction
system.cpu1.op_class::FloatCvt 0 0.00% 64.73% # Class of executed instruction
system.cpu1.op_class::FloatMult 0 0.00% 64.73% # Class of executed instruction
system.cpu1.op_class::FloatDiv 1409 0.01% 64.74% # Class of executed instruction
system.cpu1.op_class::FloatSqrt 0 0.00% 64.74% # Class of executed instruction
system.cpu1.op_class::SimdAdd 0 0.00% 64.74% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc 0 0.00% 64.74% # Class of executed instruction
system.cpu1.op_class::SimdAlu 0 0.00% 64.74% # Class of executed instruction
system.cpu1.op_class::SimdCmp 0 0.00% 64.74% # Class of executed instruction
system.cpu1.op_class::SimdCvt 0 0.00% 64.74% # Class of executed instruction
system.cpu1.op_class::SimdMisc 0 0.00% 64.74% # Class of executed instruction
system.cpu1.op_class::SimdMult 0 0.00% 64.74% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc 0 0.00% 64.74% # Class of executed instruction
system.cpu1.op_class::SimdShift 0 0.00% 64.74% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc 0 0.00% 64.74% # Class of executed instruction
system.cpu1.op_class::SimdSqrt 0 0.00% 64.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd 0 0.00% 64.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu 0 0.00% 64.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp 0 0.00% 64.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt 0 0.00% 64.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv 0 0.00% 64.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc 0 0.00% 64.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult 0 0.00% 64.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc 0 0.00% 64.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt 0 0.00% 64.74% # Class of executed instruction
system.cpu1.op_class::MemRead 2937015 18.92% 83.66% # Class of executed instruction
system.cpu1.op_class::MemWrite 2113897 13.62% 97.27% # Class of executed instruction
system.cpu1.op_class::IprAccess 423253 2.73% 100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu1.op_class::total 15525873 # Class of executed instruction
system.cpu1.dcache.tags.replacements 201756 # number of replacements
system.cpu1.dcache.tags.tagsinuse 497.613037 # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs 4718402 # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs 202064 # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs 23.351027 # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle 15869420000 # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data 497.613037 # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data 0.971900 # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total 0.971900 # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024 308 # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2 306 # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3 2 # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024 0.601562 # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses 20020602 # Number of tag accesses
system.cpu1.dcache.tags.data_accesses 20020602 # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data 2632689 # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total 2632689 # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data 1954642 # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total 1954642 # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 61099 # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total 61099 # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data 64210 # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total 64210 # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data 4587331 # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total 4587331 # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data 4587331 # number of overall hits
system.cpu1.dcache.overall_hits::total 4587331 # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data 140883 # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total 140883 # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data 78318 # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total 78318 # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 10999 # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total 10999 # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data 7305 # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total 7305 # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data 219201 # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total 219201 # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data 219201 # number of overall misses
system.cpu1.dcache.overall_misses::total 219201 # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data 2773572 # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total 2773572 # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data 2032960 # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total 2032960 # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 72098 # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total 72098 # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 71515 # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total 71515 # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data 4806532 # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total 4806532 # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data 4806532 # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total 4806532 # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.050795 # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total 0.050795 # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.038524 # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total 0.038524 # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.152556 # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.152556 # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.102146 # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total 0.102146 # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data 0.045605 # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total 0.045605 # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data 0.045605 # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total 0.045605 # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes 0 # number of fast writes performed
system.cpu1.dcache.cache_copies 0 # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks 144531 # number of writebacks
system.cpu1.dcache.writebacks::total 144531 # number of writebacks
system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements 380671 # number of replacements
system.cpu1.icache.tags.tagsinuse 453.133725 # Cycle average of tags in use
system.cpu1.icache.tags.total_refs 15144661 # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs 381183 # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs 39.730683 # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle 1859779767500 # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst 453.133725 # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst 0.885027 # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total 0.885027 # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2 509 # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3 3 # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses 15907085 # Number of tag accesses
system.cpu1.icache.tags.data_accesses 15907085 # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst 15144661 # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total 15144661 # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst 15144661 # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total 15144661 # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst 15144661 # number of overall hits
system.cpu1.icache.overall_hits::total 15144661 # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst 381212 # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total 381212 # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst 381212 # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total 381212 # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst 381212 # number of overall misses
system.cpu1.icache.overall_misses::total 381212 # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst 15525873 # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total 15525873 # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst 15525873 # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total 15525873 # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst 15525873 # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total 15525873 # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.024553 # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total 0.024553 # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst 0.024553 # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total 0.024553 # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst 0.024553 # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total 0.024553 # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu1.icache.fast_writes 0 # number of fast writes performed
system.cpu1.icache.cache_copies 0 # number of cache copies performed
system.cpu1.icache.writebacks::writebacks 380671 # number of writebacks
system.cpu1.icache.writebacks::total 380671 # number of writebacks
system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs 1 # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages 298 # Number of full page size DMA writes.
system.disk0.dma_write_bytes 2651136 # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs 395 # Number of DMA write transactions.
system.disk2.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes.
system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs 1 # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq 7628 # Transaction distribution
system.iobus.trans_dist::ReadResp 7628 # Transaction distribution
system.iobus.trans_dist::WriteReq 56140 # Transaction distribution
system.iobus.trans_dist::WriteResp 56140 # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio 14686 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio 1014 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio 10 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio 10 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio 1076 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio 18036 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio 2468 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio 6672 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio 102 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total 44074 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side 83462 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total 83462 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total 127536 # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio 58744 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio 2749 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio 5 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio 5 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio 1392 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio 9018 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio 9852 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio 4193 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio 204 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total 86162 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side 2661656 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total 2661656 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total 2747818 # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements 41699 # number of replacements
system.iocache.tags.tagsinuse 0.434101 # Cycle average of tags in use
system.iocache.tags.total_refs 0 # Total number of references to valid blocks.
system.iocache.tags.sampled_refs 41715 # Sample count of references to valid blocks.
system.iocache.tags.avg_refs 0 # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle 1685787163517 # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide 0.434101 # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide 0.027131 # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total 0.027131 # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2 16 # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses 375579 # Number of tag accesses
system.iocache.tags.data_accesses 375579 # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide 179 # number of ReadReq misses
system.iocache.ReadReq_misses::total 179 # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide 41552 # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total 41552 # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide 179 # number of demand (read+write) misses
system.iocache.demand_misses::total 179 # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide 179 # number of overall misses
system.iocache.overall_misses::total 179 # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide 179 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total 179 # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide 41552 # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total 41552 # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide 179 # number of demand (read+write) accesses
system.iocache.demand_accesses::total 179 # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide 179 # number of overall (read+write) accesses
system.iocache.overall_accesses::total 179 # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide 1 # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide 1 # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total 1 # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide 1 # miss rate for demand accesses
system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses
system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.writebacks::writebacks 41520 # number of writebacks
system.iocache.writebacks::total 41520 # number of writebacks
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.l2c.tags.replacements 999918 # number of replacements
system.l2c.tags.tagsinuse 65320.982415 # Cycle average of tags in use
system.l2c.tags.total_refs 4249962 # Total number of references to valid blocks.
system.l2c.tags.sampled_refs 1064968 # Sample count of references to valid blocks.
system.l2c.tags.avg_refs 3.990695 # Average number of references to valid blocks.
system.l2c.tags.warmup_cycle 838081000 # Cycle when the warmup percentage was hit.
system.l2c.tags.occ_blocks::writebacks 55992.770808 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.inst 4860.291584 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.data 4178.146657 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.inst 175.172078 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.data 114.601288 # Average occupied blocks per requestor
system.l2c.tags.occ_percent::writebacks 0.854382 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.inst 0.074162 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.data 0.063753 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.inst 0.002673 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.data 0.001749 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::total 0.996719 # Average percentage of cache occupancy
system.l2c.tags.occ_task_id_blocks::1024 65050 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::0 768 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::1 3271 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::2 6123 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::3 5943 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::4 48945 # Occupied blocks per task id
system.l2c.tags.occ_task_id_percent::1024 0.992584 # Percentage of cache occupancy per task id
system.l2c.tags.tag_accesses 46365909 # Number of tag accesses
system.l2c.tags.data_accesses 46365909 # Number of data accesses
system.l2c.WritebackDirty_hits::writebacks 777519 # number of WritebackDirty hits
system.l2c.WritebackDirty_hits::total 777519 # number of WritebackDirty hits
system.l2c.WritebackClean_hits::writebacks 719211 # number of WritebackClean hits
system.l2c.WritebackClean_hits::total 719211 # number of WritebackClean hits
system.l2c.UpgradeReq_hits::cpu0.data 116 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu1.data 577 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total 693 # number of UpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu0.data 37 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu1.data 13 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::total 50 # number of SCUpgradeReq hits
system.l2c.ReadExReq_hits::cpu0.data 111475 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu1.data 56603 # number of ReadExReq hits
system.l2c.ReadExReq_hits::total 168078 # number of ReadExReq hits
system.l2c.ReadCleanReq_hits::cpu0.inst 607076 # number of ReadCleanReq hits
system.l2c.ReadCleanReq_hits::cpu1.inst 379556 # number of ReadCleanReq hits
system.l2c.ReadCleanReq_hits::total 986632 # number of ReadCleanReq hits
system.l2c.ReadSharedReq_hits::cpu0.data 626681 # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::cpu1.data 129011 # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::total 755692 # number of ReadSharedReq hits
system.l2c.demand_hits::cpu0.inst 607076 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.data 738156 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.inst 379556 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.data 185614 # number of demand (read+write) hits
system.l2c.demand_hits::total 1910402 # number of demand (read+write) hits
system.l2c.overall_hits::cpu0.inst 607076 # number of overall hits
system.l2c.overall_hits::cpu0.data 738156 # number of overall hits
system.l2c.overall_hits::cpu1.inst 379556 # number of overall hits
system.l2c.overall_hits::cpu1.data 185614 # number of overall hits
system.l2c.overall_hits::total 1910402 # number of overall hits
system.l2c.UpgradeReq_misses::cpu0.data 3006 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu1.data 2174 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 5180 # number of UpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu0.data 1175 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu1.data 1110 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::total 2285 # number of SCUpgradeReq misses
system.l2c.ReadExReq_misses::cpu0.data 113874 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu1.data 11069 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 124943 # number of ReadExReq misses
system.l2c.ReadCleanReq_misses::cpu0.inst 11848 # number of ReadCleanReq misses
system.l2c.ReadCleanReq_misses::cpu1.inst 1656 # number of ReadCleanReq misses
system.l2c.ReadCleanReq_misses::total 13504 # number of ReadCleanReq misses
system.l2c.ReadSharedReq_misses::cpu0.data 926615 # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::cpu1.data 1035 # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::total 927650 # number of ReadSharedReq misses
system.l2c.demand_misses::cpu0.inst 11848 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.data 1040489 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.inst 1656 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.data 12104 # number of demand (read+write) misses
system.l2c.demand_misses::total 1066097 # number of demand (read+write) misses
system.l2c.overall_misses::cpu0.inst 11848 # number of overall misses
system.l2c.overall_misses::cpu0.data 1040489 # number of overall misses
system.l2c.overall_misses::cpu1.inst 1656 # number of overall misses
system.l2c.overall_misses::cpu1.data 12104 # number of overall misses
system.l2c.overall_misses::total 1066097 # number of overall misses
system.l2c.WritebackDirty_accesses::writebacks 777519 # number of WritebackDirty accesses(hits+misses)
system.l2c.WritebackDirty_accesses::total 777519 # number of WritebackDirty accesses(hits+misses)
system.l2c.WritebackClean_accesses::writebacks 719211 # number of WritebackClean accesses(hits+misses)
system.l2c.WritebackClean_accesses::total 719211 # number of WritebackClean accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu0.data 3122 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu1.data 2751 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 5873 # number of UpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu0.data 1212 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu1.data 1123 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::total 2335 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu0.data 225349 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu1.data 67672 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 293021 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::cpu0.inst 618924 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::cpu1.inst 381212 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::total 1000136 # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu0.data 1553296 # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu1.data 130046 # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::total 1683342 # number of ReadSharedReq accesses(hits+misses)
system.l2c.demand_accesses::cpu0.inst 618924 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.data 1778645 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.inst 381212 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.data 197718 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 2976499 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu0.inst 618924 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.data 1778645 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.inst 381212 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.data 197718 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 2976499 # number of overall (read+write) accesses
system.l2c.UpgradeReq_miss_rate::cpu0.data 0.962844 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu1.data 0.790258 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::total 0.882002 # miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.969472 # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.988424 # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::total 0.978587 # miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu0.data 0.505323 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data 0.163568 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total 0.426396 # miss rate for ReadExReq accesses
system.l2c.ReadCleanReq_miss_rate::cpu0.inst 0.019143 # miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_miss_rate::cpu1.inst 0.004344 # miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_miss_rate::total 0.013502 # miss rate for ReadCleanReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu0.data 0.596548 # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu1.data 0.007959 # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::total 0.551076 # miss rate for ReadSharedReq accesses
system.l2c.demand_miss_rate::cpu0.inst 0.019143 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.data 0.584990 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst 0.004344 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data 0.061219 # miss rate for demand accesses
system.l2c.demand_miss_rate::total 0.358171 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.inst 0.019143 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.data 0.584990 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst 0.004344 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data 0.061219 # miss rate for overall accesses
system.l2c.overall_miss_rate::total 0.358171 # miss rate for overall accesses
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.writebacks::writebacks 80921 # number of writebacks
system.l2c.writebacks::total 80921 # number of writebacks
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq 7449 # Transaction distribution
system.membus.trans_dist::ReadResp 948782 # Transaction distribution
system.membus.trans_dist::WriteReq 14588 # Transaction distribution
system.membus.trans_dist::WriteResp 14588 # Transaction distribution
system.membus.trans_dist::WritebackDirty 122441 # Transaction distribution
system.membus.trans_dist::CleanEvict 917844 # Transaction distribution
system.membus.trans_dist::UpgradeReq 19642 # Transaction distribution
system.membus.trans_dist::SCUpgradeReq 14180 # Transaction distribution
system.membus.trans_dist::UpgradeResp 8186 # Transaction distribution
system.membus.trans_dist::ReadExReq 126447 # Transaction distribution
system.membus.trans_dist::ReadExResp 124222 # Transaction distribution
system.membus.trans_dist::ReadSharedReq 941333 # Transaction distribution
system.membus.trans_dist::InvalidateReq 41552 # Transaction distribution
system.membus.trans_dist::InvalidateResp 41552 # Transaction distribution
system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 44074 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 3173737 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::total 3217811 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 124995 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total 124995 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 3342806 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 86162 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 73363008 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::total 73449170 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 2668736 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total 2668736 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 76117906 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 0 # Total snoops (count)
system.membus.snoop_fanout::samples 2205642 # Request fanout histogram
system.membus.snoop_fanout::mean 1 # Request fanout histogram
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::1 2205642 100.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 1 # Request fanout histogram
system.membus.snoop_fanout::max_value 1 # Request fanout histogram
system.membus.snoop_fanout::total 2205642 # Request fanout histogram
system.toL2Bus.snoop_filter.tot_requests 6035921 # Total number of requests made to the snoop filter.
system.toL2Bus.snoop_filter.hit_single_requests 3018741 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.toL2Bus.snoop_filter.hit_multi_requests 376832 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.toL2Bus.snoop_filter.tot_snoops 1611 # Total number of snoops made to the snoop filter.
system.toL2Bus.snoop_filter.hit_single_snoops 1521 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.toL2Bus.snoop_filter.hit_multi_snoops 90 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.toL2Bus.trans_dist::ReadReq 7449 # Transaction distribution
system.toL2Bus.trans_dist::ReadResp 2732182 # Transaction distribution
system.toL2Bus.trans_dist::WriteReq 14588 # Transaction distribution
system.toL2Bus.trans_dist::WriteResp 14588 # Transaction distribution
system.toL2Bus.trans_dist::WritebackDirty 777519 # Transaction distribution
system.toL2Bus.trans_dist::WritebackClean 719211 # Transaction distribution
system.toL2Bus.trans_dist::CleanEvict 1143412 # Transaction distribution
system.toL2Bus.trans_dist::UpgradeReq 19614 # Transaction distribution
system.toL2Bus.trans_dist::SCUpgradeReq 14230 # Transaction distribution
system.toL2Bus.trans_dist::UpgradeResp 33844 # Transaction distribution
system.toL2Bus.trans_dist::ReadExReq 295246 # Transaction distribution
system.toL2Bus.trans_dist::ReadExResp 295246 # Transaction distribution
system.toL2Bus.trans_dist::ReadCleanReq 1000157 # Transaction distribution
system.toL2Bus.trans_dist::ReadSharedReq 1724576 # Transaction distribution
system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 1705094 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 5410979 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side 1014431 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 661358 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count::total 8791862 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 69513536 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 155758011 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side 40526016 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side 23357975 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size::total 289155538 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.snoops 1083512 # Total snoops (count)
system.toL2Bus.snoop_fanout::samples 7141306 # Request fanout histogram
system.toL2Bus.snoop_fanout::mean 0.106198 # Request fanout histogram
system.toL2Bus.snoop_fanout::stdev 0.308338 # Request fanout histogram
system.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::0 6383457 89.39% 89.39% # Request fanout histogram
system.toL2Bus.snoop_fanout::1 757309 10.60% 99.99% # Request fanout histogram
system.toL2Bus.snoop_fanout::2 538 0.01% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::3 2 0.00% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::4 0 0.00% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram
system.toL2Bus.snoop_fanout::max_value 3 # Request fanout histogram
system.toL2Bus.snoop_fanout::total 7141306 # Request fanout histogram
system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi 0 # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi nan # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi 0 # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle nan # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk nan # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk 0 # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc nan # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk nan # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk 0 # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle nan # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc nan # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn nan # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU
system.tsunami.ethernet.droppedPackets 0 # number of packets dropped
---------- End Simulation Statistics ----------
|