blob: 4d9201d359ad17456e9cbef0ce09b4f224c0bdcf (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.000035 # Number of seconds simulated
sim_ticks 35056 # Number of ticks simulated
final_tick 35056 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000 # Frequency of simulated ticks
host_inst_rate 50934 # Simulator instruction rate (inst/s)
host_op_rate 50910 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 692254 # Simulator tick rate (ticks/s)
host_mem_usage 411180 # Number of bytes of host memory used
host_seconds 0.05 # Real time elapsed on the host
sim_insts 2577 # Number of instructions simulated
sim_ops 2577 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1 # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 35056 # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::ruby.dir_cntrl0 28224 # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total 28224 # Number of bytes read from this memory
system.mem_ctrls.bytes_written::ruby.dir_cntrl0 5184 # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total 5184 # Number of bytes written to this memory
system.mem_ctrls.num_reads::ruby.dir_cntrl0 441 # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total 441 # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::ruby.dir_cntrl0 81 # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total 81 # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::ruby.dir_cntrl0 805111821 # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total 805111821 # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::ruby.dir_cntrl0 147877681 # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total 147877681 # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::ruby.dir_cntrl0 952989503 # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total 952989503 # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs 441 # Number of read requests accepted
system.mem_ctrls.writeReqs 81 # Number of write requests accepted
system.mem_ctrls.readBursts 441 # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts 81 # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM 24000 # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ 4224 # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten 1024 # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys 28224 # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys 5184 # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ 66 # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts 35 # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0 0 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1 1 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2 1 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3 37 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4 26 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5 0 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6 24 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7 72 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8 71 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9 4 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10 29 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11 16 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12 23 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13 59 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14 11 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15 1 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0 0 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1 0 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2 0 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3 0 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4 0 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5 0 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6 0 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7 0 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8 0 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9 0 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10 3 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11 0 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12 5 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13 7 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14 0 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15 1 # Per bank write bursts
system.mem_ctrls.numRdRetry 0 # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry 0 # Number of times write queue was full causing retry
system.mem_ctrls.totGap 34986 # Total gap between requests
system.mem_ctrls.readPktSize::0 0 # Read request sizes (log2)
system.mem_ctrls.readPktSize::1 0 # Read request sizes (log2)
system.mem_ctrls.readPktSize::2 0 # Read request sizes (log2)
system.mem_ctrls.readPktSize::3 0 # Read request sizes (log2)
system.mem_ctrls.readPktSize::4 0 # Read request sizes (log2)
system.mem_ctrls.readPktSize::5 0 # Read request sizes (log2)
system.mem_ctrls.readPktSize::6 441 # Read request sizes (log2)
system.mem_ctrls.writePktSize::0 0 # Write request sizes (log2)
system.mem_ctrls.writePktSize::1 0 # Write request sizes (log2)
system.mem_ctrls.writePktSize::2 0 # Write request sizes (log2)
system.mem_ctrls.writePktSize::3 0 # Write request sizes (log2)
system.mem_ctrls.writePktSize::4 0 # Write request sizes (log2)
system.mem_ctrls.writePktSize::5 0 # Write request sizes (log2)
system.mem_ctrls.writePktSize::6 81 # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0 375 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17 2 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18 2 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19 2 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20 2 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21 2 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22 2 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23 2 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24 2 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25 2 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26 2 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27 2 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28 2 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29 2 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63 0 # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples 67 # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean 356.298507 # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean 230.035457 # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev 306.978482 # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127 19 28.36% 28.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255 11 16.42% 44.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383 10 14.93% 59.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511 7 10.45% 70.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639 6 8.96% 79.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767 4 5.97% 85.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895 3 4.48% 89.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023 3 4.48% 94.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151 4 5.97% 100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total 67 # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples 1 # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean 245 # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean 245.000000 # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev nan # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-247 1 100.00% 100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total 1 # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples 1 # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean 16 # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean 16.000000 # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev nan # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16 1 100.00% 100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total 1 # Writes before turning the bus around for reads
system.mem_ctrls.totQLat 4501 # Total ticks spent queuing
system.mem_ctrls.totMemAccLat 11626 # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat 1875 # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat 12.00 # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat 5.00 # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat 31.00 # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW 684.62 # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW 29.21 # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys 805.11 # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys 147.88 # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil 5.58 # Data bus utilization in percentage
system.mem_ctrls.busUtilRead 5.35 # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite 0.23 # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen 1.00 # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen 21.49 # Average write queue length when enqueuing
system.mem_ctrls.readRowHits 302 # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits 15 # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate 80.53 # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate 32.61 # Row buffer hit rate for writes
system.mem_ctrls.avgGap 67.02 # Average gap between requests
system.mem_ctrls.pageHitRate 75.30 # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy 164220 # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy 77280 # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy 1839264 # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy 0 # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy 2458560.000000 # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy 2689032 # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy 56064 # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy 13011960 # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy 183552 # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy 0 # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy 20479932 # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower 584.206184 # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime 29013 # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE 34 # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF 1040 # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 0 # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 478 # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT 4969 # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 28535 # Time in different power states
system.mem_ctrls_1.actEnergy 364140 # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy 181608 # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy 2444736 # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy 133632 # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy 2458560.000000 # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy 3405408 # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy 211968 # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy 12011952 # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy 266496 # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy 0 # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy 21478500 # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower 612.691123 # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime 26306 # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE 440 # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF 1040 # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 0 # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 694 # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT 6540 # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 26342 # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 35056 # Cumulative time (in ticks) in various power states
system.cpu.clk_domain.clock 1 # Clock period in ticks
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
system.cpu.dtb.fetch_accesses 0 # ITB accesses
system.cpu.dtb.read_hits 415 # DTB read hits
system.cpu.dtb.read_misses 4 # DTB read misses
system.cpu.dtb.read_acv 0 # DTB read access violations
system.cpu.dtb.read_accesses 419 # DTB read accesses
system.cpu.dtb.write_hits 294 # DTB write hits
system.cpu.dtb.write_misses 4 # DTB write misses
system.cpu.dtb.write_acv 0 # DTB write access violations
system.cpu.dtb.write_accesses 298 # DTB write accesses
system.cpu.dtb.data_hits 709 # DTB hits
system.cpu.dtb.data_misses 8 # DTB misses
system.cpu.dtb.data_acv 0 # DTB access violations
system.cpu.dtb.data_accesses 717 # DTB accesses
system.cpu.itb.fetch_hits 2586 # ITB hits
system.cpu.itb.fetch_misses 11 # ITB misses
system.cpu.itb.fetch_acv 0 # ITB acv
system.cpu.itb.fetch_accesses 2597 # ITB accesses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.read_acv 0 # DTB read access violations
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.write_acv 0 # DTB write access violations
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.data_hits 0 # DTB hits
system.cpu.itb.data_misses 0 # DTB misses
system.cpu.itb.data_acv 0 # DTB access violations
system.cpu.itb.data_accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 4 # Number of system calls
system.cpu.pwrStateResidencyTicks::ON 35056 # Cumulative time (in ticks) in various power states
system.cpu.numCycles 35056 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.committedInsts 2577 # Number of instructions committed
system.cpu.committedOps 2577 # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses 2375 # Number of integer alu accesses
system.cpu.num_fp_alu_accesses 6 # Number of float alu accesses
system.cpu.num_func_calls 140 # number of times a function call or return occured
system.cpu.num_conditional_control_insts 238 # number of instructions that are conditional controls
system.cpu.num_int_insts 2375 # number of integer instructions
system.cpu.num_fp_insts 6 # number of float instructions
system.cpu.num_int_register_reads 2998 # number of times the integer registers were read
system.cpu.num_int_register_writes 1768 # number of times the integer registers were written
system.cpu.num_fp_register_reads 6 # number of times the floating registers were read
system.cpu.num_fp_register_writes 0 # number of times the floating registers were written
system.cpu.num_mem_refs 717 # number of memory refs
system.cpu.num_load_insts 419 # Number of load instructions
system.cpu.num_store_insts 298 # Number of store instructions
system.cpu.num_idle_cycles 0 # Number of idle cycles
system.cpu.num_busy_cycles 35056 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
system.cpu.Branches 396 # Number of branches fetched
system.cpu.op_class::No_OpClass 189 7.31% 7.31% # Class of executed instruction
system.cpu.op_class::IntAlu 1678 64.91% 72.22% # Class of executed instruction
system.cpu.op_class::IntMult 1 0.04% 72.26% # Class of executed instruction
system.cpu.op_class::IntDiv 0 0.00% 72.26% # Class of executed instruction
system.cpu.op_class::FloatAdd 0 0.00% 72.26% # Class of executed instruction
system.cpu.op_class::FloatCmp 0 0.00% 72.26% # Class of executed instruction
system.cpu.op_class::FloatCvt 0 0.00% 72.26% # Class of executed instruction
system.cpu.op_class::FloatMult 0 0.00% 72.26% # Class of executed instruction
system.cpu.op_class::FloatDiv 0 0.00% 72.26% # Class of executed instruction
system.cpu.op_class::FloatSqrt 0 0.00% 72.26% # Class of executed instruction
system.cpu.op_class::SimdAdd 0 0.00% 72.26% # Class of executed instruction
system.cpu.op_class::SimdAddAcc 0 0.00% 72.26% # Class of executed instruction
system.cpu.op_class::SimdAlu 0 0.00% 72.26% # Class of executed instruction
system.cpu.op_class::SimdCmp 0 0.00% 72.26% # Class of executed instruction
system.cpu.op_class::SimdCvt 0 0.00% 72.26% # Class of executed instruction
system.cpu.op_class::SimdMisc 0 0.00% 72.26% # Class of executed instruction
system.cpu.op_class::SimdMult 0 0.00% 72.26% # Class of executed instruction
system.cpu.op_class::SimdMultAcc 0 0.00% 72.26% # Class of executed instruction
system.cpu.op_class::SimdShift 0 0.00% 72.26% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc 0 0.00% 72.26% # Class of executed instruction
system.cpu.op_class::SimdSqrt 0 0.00% 72.26% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd 0 0.00% 72.26% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu 0 0.00% 72.26% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp 0 0.00% 72.26% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt 0 0.00% 72.26% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv 0 0.00% 72.26% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc 0 0.00% 72.26% # Class of executed instruction
system.cpu.op_class::SimdFloatMult 0 0.00% 72.26% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc 0 0.00% 72.26% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt 0 0.00% 72.26% # Class of executed instruction
system.cpu.op_class::MemRead 419 16.21% 88.47% # Class of executed instruction
system.cpu.op_class::MemWrite 298 11.53% 100.00% # Class of executed instruction
system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::total 2585 # Class of executed instruction
system.ruby.clk_domain.clock 1 # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED 35056 # Cumulative time (in ticks) in various power states
system.ruby.outstanding_req_hist_seqr::bucket_size 1
system.ruby.outstanding_req_hist_seqr::max_bucket 9
system.ruby.outstanding_req_hist_seqr::samples 3295
system.ruby.outstanding_req_hist_seqr::mean 1
system.ruby.outstanding_req_hist_seqr::gmean 1
system.ruby.outstanding_req_hist_seqr | 0 0.00% 0.00% | 3295 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.outstanding_req_hist_seqr::total 3295
system.ruby.latency_hist_seqr::bucket_size 32
system.ruby.latency_hist_seqr::max_bucket 319
system.ruby.latency_hist_seqr::samples 3294
system.ruby.latency_hist_seqr::mean 9.642380
system.ruby.latency_hist_seqr::gmean 1.819734
system.ruby.latency_hist_seqr::stdev 23.663336
system.ruby.latency_hist_seqr | 2910 88.34% 88.34% | 293 8.89% 97.24% | 85 2.58% 99.82% | 2 0.06% 99.88% | 0 0.00% 99.88% | 0 0.00% 99.88% | 0 0.00% 99.88% | 0 0.00% 99.88% | 0 0.00% 99.88% | 4 0.12% 100.00%
system.ruby.latency_hist_seqr::total 3294
system.ruby.hit_latency_hist_seqr::bucket_size 2
system.ruby.hit_latency_hist_seqr::max_bucket 19
system.ruby.hit_latency_hist_seqr::samples 2853
system.ruby.hit_latency_hist_seqr::mean 1.241851
system.ruby.hit_latency_hist_seqr::gmean 1.059708
system.ruby.hit_latency_hist_seqr::stdev 1.536503
system.ruby.hit_latency_hist_seqr | 2784 97.58% 97.58% | 0 0.00% 97.58% | 0 0.00% 97.58% | 0 0.00% 97.58% | 0 0.00% 97.58% | 69 2.42% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.hit_latency_hist_seqr::total 2853
system.ruby.miss_latency_hist_seqr::bucket_size 32
system.ruby.miss_latency_hist_seqr::max_bucket 319
system.ruby.miss_latency_hist_seqr::samples 441
system.ruby.miss_latency_hist_seqr::mean 63.988662
system.ruby.miss_latency_hist_seqr::gmean 60.139666
system.ruby.miss_latency_hist_seqr::stdev 27.525151
system.ruby.miss_latency_hist_seqr | 57 12.93% 12.93% | 293 66.44% 79.37% | 85 19.27% 98.64% | 2 0.45% 99.09% | 0 0.00% 99.09% | 0 0.00% 99.09% | 0 0.00% 99.09% | 0 0.00% 99.09% | 0 0.00% 99.09% | 4 0.91% 100.00%
system.ruby.miss_latency_hist_seqr::total 441
system.ruby.Directory.incomplete_times_seqr 440
system.ruby.dir_cntrl0.probeFilter.demand_hits 0 # Number of cache demand hits
system.ruby.dir_cntrl0.probeFilter.demand_misses 0 # Number of cache demand misses
system.ruby.dir_cntrl0.probeFilter.demand_accesses 0 # Number of cache demand accesses
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED 35056 # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.L1Dcache.demand_hits 469 # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses 240 # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses 709 # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits 2315 # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses 270 # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses 2585 # Number of cache demand accesses
system.ruby.l1_cntrl0.L2cache.demand_hits 69 # Number of cache demand hits
system.ruby.l1_cntrl0.L2cache.demand_misses 441 # Number of cache demand misses
system.ruby.l1_cntrl0.L2cache.demand_accesses 510 # Number of cache demand accesses
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED 35056 # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED 35056 # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.fully_busy_cycles 5 # cycles for which number of transistions == max transitions
system.ruby.memctrl_clk_domain.clock 3 # Clock period in ticks
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED 35056 # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.percent_links_utilized 4.830129
system.ruby.network.routers0.msg_count.Request_Control::2 441
system.ruby.network.routers0.msg_count.Response_Data::4 441
system.ruby.network.routers0.msg_count.Writeback_Data::5 81
system.ruby.network.routers0.msg_count.Writeback_Control::2 425
system.ruby.network.routers0.msg_count.Writeback_Control::3 425
system.ruby.network.routers0.msg_count.Writeback_Control::5 344
system.ruby.network.routers0.msg_count.Unblock_Control::5 440
system.ruby.network.routers0.msg_bytes.Request_Control::2 3528
system.ruby.network.routers0.msg_bytes.Response_Data::4 31752
system.ruby.network.routers0.msg_bytes.Writeback_Data::5 5832
system.ruby.network.routers0.msg_bytes.Writeback_Control::2 3400
system.ruby.network.routers0.msg_bytes.Writeback_Control::3 3400
system.ruby.network.routers0.msg_bytes.Writeback_Control::5 2752
system.ruby.network.routers0.msg_bytes.Unblock_Control::5 3520
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED 35056 # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.percent_links_utilized 4.830129
system.ruby.network.routers1.msg_count.Request_Control::2 441
system.ruby.network.routers1.msg_count.Response_Data::4 441
system.ruby.network.routers1.msg_count.Writeback_Data::5 81
system.ruby.network.routers1.msg_count.Writeback_Control::2 425
system.ruby.network.routers1.msg_count.Writeback_Control::3 425
system.ruby.network.routers1.msg_count.Writeback_Control::5 344
system.ruby.network.routers1.msg_count.Unblock_Control::5 440
system.ruby.network.routers1.msg_bytes.Request_Control::2 3528
system.ruby.network.routers1.msg_bytes.Response_Data::4 31752
system.ruby.network.routers1.msg_bytes.Writeback_Data::5 5832
system.ruby.network.routers1.msg_bytes.Writeback_Control::2 3400
system.ruby.network.routers1.msg_bytes.Writeback_Control::3 3400
system.ruby.network.routers1.msg_bytes.Writeback_Control::5 2752
system.ruby.network.routers1.msg_bytes.Unblock_Control::5 3520
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED 35056 # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.percent_links_utilized 4.830129
system.ruby.network.routers2.msg_count.Request_Control::2 441
system.ruby.network.routers2.msg_count.Response_Data::4 441
system.ruby.network.routers2.msg_count.Writeback_Data::5 81
system.ruby.network.routers2.msg_count.Writeback_Control::2 425
system.ruby.network.routers2.msg_count.Writeback_Control::3 425
system.ruby.network.routers2.msg_count.Writeback_Control::5 344
system.ruby.network.routers2.msg_count.Unblock_Control::5 440
system.ruby.network.routers2.msg_bytes.Request_Control::2 3528
system.ruby.network.routers2.msg_bytes.Response_Data::4 31752
system.ruby.network.routers2.msg_bytes.Writeback_Data::5 5832
system.ruby.network.routers2.msg_bytes.Writeback_Control::2 3400
system.ruby.network.routers2.msg_bytes.Writeback_Control::3 3400
system.ruby.network.routers2.msg_bytes.Writeback_Control::5 2752
system.ruby.network.routers2.msg_bytes.Unblock_Control::5 3520
system.ruby.network.pwrStateResidencyTicks::UNDEFINED 35056 # Cumulative time (in ticks) in various power states
system.ruby.network.msg_count.Request_Control 1323
system.ruby.network.msg_count.Response_Data 1323
system.ruby.network.msg_count.Writeback_Data 243
system.ruby.network.msg_count.Writeback_Control 3582
system.ruby.network.msg_count.Unblock_Control 1320
system.ruby.network.msg_byte.Request_Control 10584
system.ruby.network.msg_byte.Response_Data 95256
system.ruby.network.msg_byte.Writeback_Data 17496
system.ruby.network.msg_byte.Writeback_Control 28656
system.ruby.network.msg_byte.Unblock_Control 10560
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED 35056 # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.throttle0.link_utilization 6.267115
system.ruby.network.routers0.throttle0.msg_count.Response_Data::4 441
system.ruby.network.routers0.throttle0.msg_count.Writeback_Control::3 425
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::4 31752
system.ruby.network.routers0.throttle0.msg_bytes.Writeback_Control::3 3400
system.ruby.network.routers0.throttle1.link_utilization 3.393142
system.ruby.network.routers0.throttle1.msg_count.Request_Control::2 441
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::5 81
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::2 425
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::5 344
system.ruby.network.routers0.throttle1.msg_count.Unblock_Control::5 440
system.ruby.network.routers0.throttle1.msg_bytes.Request_Control::2 3528
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::5 5832
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::2 3400
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::5 2752
system.ruby.network.routers0.throttle1.msg_bytes.Unblock_Control::5 3520
system.ruby.network.routers1.throttle0.link_utilization 3.393142
system.ruby.network.routers1.throttle0.msg_count.Request_Control::2 441
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::5 81
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::2 425
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::5 344
system.ruby.network.routers1.throttle0.msg_count.Unblock_Control::5 440
system.ruby.network.routers1.throttle0.msg_bytes.Request_Control::2 3528
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::5 5832
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::2 3400
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::5 2752
system.ruby.network.routers1.throttle0.msg_bytes.Unblock_Control::5 3520
system.ruby.network.routers1.throttle1.link_utilization 6.267115
system.ruby.network.routers1.throttle1.msg_count.Response_Data::4 441
system.ruby.network.routers1.throttle1.msg_count.Writeback_Control::3 425
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::4 31752
system.ruby.network.routers1.throttle1.msg_bytes.Writeback_Control::3 3400
system.ruby.network.routers2.throttle0.link_utilization 6.267115
system.ruby.network.routers2.throttle0.msg_count.Response_Data::4 441
system.ruby.network.routers2.throttle0.msg_count.Writeback_Control::3 425
system.ruby.network.routers2.throttle0.msg_bytes.Response_Data::4 31752
system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Control::3 3400
system.ruby.network.routers2.throttle1.link_utilization 3.393142
system.ruby.network.routers2.throttle1.msg_count.Request_Control::2 441
system.ruby.network.routers2.throttle1.msg_count.Writeback_Data::5 81
system.ruby.network.routers2.throttle1.msg_count.Writeback_Control::2 425
system.ruby.network.routers2.throttle1.msg_count.Writeback_Control::5 344
system.ruby.network.routers2.throttle1.msg_count.Unblock_Control::5 440
system.ruby.network.routers2.throttle1.msg_bytes.Request_Control::2 3528
system.ruby.network.routers2.throttle1.msg_bytes.Writeback_Data::5 5832
system.ruby.network.routers2.throttle1.msg_bytes.Writeback_Control::2 3400
system.ruby.network.routers2.throttle1.msg_bytes.Writeback_Control::5 2752
system.ruby.network.routers2.throttle1.msg_bytes.Unblock_Control::5 3520
system.ruby.LD.latency_hist_seqr::bucket_size 16
system.ruby.LD.latency_hist_seqr::max_bucket 159
system.ruby.LD.latency_hist_seqr::samples 415
system.ruby.LD.latency_hist_seqr::mean 21.354217
system.ruby.LD.latency_hist_seqr::gmean 4.945859
system.ruby.LD.latency_hist_seqr::stdev 28.670834
system.ruby.LD.latency_hist_seqr | 269 64.82% 64.82% | 42 10.12% 74.94% | 3 0.72% 75.66% | 69 16.63% 92.29% | 18 4.34% 96.63% | 14 3.37% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.LD.latency_hist_seqr::total 415
system.ruby.LD.hit_latency_hist_seqr::bucket_size 2
system.ruby.LD.hit_latency_hist_seqr::max_bucket 19
system.ruby.LD.hit_latency_hist_seqr::samples 269
system.ruby.LD.hit_latency_hist_seqr::mean 2.338290
system.ruby.LD.hit_latency_hist_seqr::gmean 1.378379
system.ruby.LD.hit_latency_hist_seqr::stdev 3.411031
system.ruby.LD.hit_latency_hist_seqr | 233 86.62% 86.62% | 0 0.00% 86.62% | 0 0.00% 86.62% | 0 0.00% 86.62% | 0 0.00% 86.62% | 36 13.38% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.LD.hit_latency_hist_seqr::total 269
system.ruby.LD.miss_latency_hist_seqr::bucket_size 16
system.ruby.LD.miss_latency_hist_seqr::max_bucket 159
system.ruby.LD.miss_latency_hist_seqr::samples 146
system.ruby.LD.miss_latency_hist_seqr::mean 56.390411
system.ruby.LD.miss_latency_hist_seqr::gmean 52.068669
system.ruby.LD.miss_latency_hist_seqr::stdev 20.461022
system.ruby.LD.miss_latency_hist_seqr | 0 0.00% 0.00% | 42 28.77% 28.77% | 3 2.05% 30.82% | 69 47.26% 78.08% | 18 12.33% 90.41% | 14 9.59% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.LD.miss_latency_hist_seqr::total 146
system.ruby.ST.latency_hist_seqr::bucket_size 8
system.ruby.ST.latency_hist_seqr::max_bucket 79
system.ruby.ST.latency_hist_seqr::samples 294
system.ruby.ST.latency_hist_seqr::mean 9.778912
system.ruby.ST.latency_hist_seqr::gmean 2.043604
system.ruby.ST.latency_hist_seqr::stdev 20.538869
system.ruby.ST.latency_hist_seqr | 236 80.27% 80.27% | 11 3.74% 84.01% | 0 0.00% 84.01% | 15 5.10% 89.12% | 0 0.00% 89.12% | 0 0.00% 89.12% | 0 0.00% 89.12% | 22 7.48% 96.60% | 5 1.70% 98.30% | 5 1.70% 100.00%
system.ruby.ST.latency_hist_seqr::total 294
system.ruby.ST.hit_latency_hist_seqr::bucket_size 2
system.ruby.ST.hit_latency_hist_seqr::max_bucket 19
system.ruby.ST.hit_latency_hist_seqr::samples 247
system.ruby.ST.hit_latency_hist_seqr::mean 1.445344
system.ruby.ST.hit_latency_hist_seqr::gmean 1.112699
system.ruby.ST.hit_latency_hist_seqr::stdev 2.066980
system.ruby.ST.hit_latency_hist_seqr | 236 95.55% 95.55% | 0 0.00% 95.55% | 0 0.00% 95.55% | 0 0.00% 95.55% | 0 0.00% 95.55% | 11 4.45% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.ST.hit_latency_hist_seqr::total 247
system.ruby.ST.miss_latency_hist_seqr::bucket_size 8
system.ruby.ST.miss_latency_hist_seqr::max_bucket 79
system.ruby.ST.miss_latency_hist_seqr::samples 47
system.ruby.ST.miss_latency_hist_seqr::mean 53.574468
system.ruby.ST.miss_latency_hist_seqr::gmean 49.876949
system.ruby.ST.miss_latency_hist_seqr::stdev 18.206240
system.ruby.ST.miss_latency_hist_seqr | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 15 31.91% 31.91% | 0 0.00% 31.91% | 0 0.00% 31.91% | 0 0.00% 31.91% | 22 46.81% 78.72% | 5 10.64% 89.36% | 5 10.64% 100.00%
system.ruby.ST.miss_latency_hist_seqr::total 47
system.ruby.IFETCH.latency_hist_seqr::bucket_size 32
system.ruby.IFETCH.latency_hist_seqr::max_bucket 319
system.ruby.IFETCH.latency_hist_seqr::samples 2585
system.ruby.IFETCH.latency_hist_seqr::mean 7.746615
system.ruby.IFETCH.latency_hist_seqr::gmean 1.529553
system.ruby.IFETCH.latency_hist_seqr::stdev 22.548460
system.ruby.IFETCH.latency_hist_seqr | 2337 90.41% 90.41% | 199 7.70% 98.10% | 43 1.66% 99.77% | 2 0.08% 99.85% | 0 0.00% 99.85% | 0 0.00% 99.85% | 0 0.00% 99.85% | 0 0.00% 99.85% | 0 0.00% 99.85% | 4 0.15% 100.00%
system.ruby.IFETCH.latency_hist_seqr::total 2585
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size 2
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket 19
system.ruby.IFETCH.hit_latency_hist_seqr::samples 2337
system.ruby.IFETCH.hit_latency_hist_seqr::mean 1.094138
system.ruby.IFETCH.hit_latency_hist_seqr::gmean 1.022830
system.ruby.IFETCH.hit_latency_hist_seqr::stdev 0.965875
system.ruby.IFETCH.hit_latency_hist_seqr | 2315 99.06% 99.06% | 0 0.00% 99.06% | 0 0.00% 99.06% | 0 0.00% 99.06% | 0 0.00% 99.06% | 22 0.94% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total 2337
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size 32
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket 319
system.ruby.IFETCH.miss_latency_hist_seqr::samples 248
system.ruby.IFETCH.miss_latency_hist_seqr::mean 70.435484
system.ruby.IFETCH.miss_latency_hist_seqr::gmean 67.827440
system.ruby.IFETCH.miss_latency_hist_seqr::stdev 30.751253
system.ruby.IFETCH.miss_latency_hist_seqr | 0 0.00% 0.00% | 199 80.24% 80.24% | 43 17.34% 97.58% | 2 0.81% 98.39% | 0 0.00% 98.39% | 0 0.00% 98.39% | 0 0.00% 98.39% | 0 0.00% 98.39% | 0 0.00% 98.39% | 4 1.61% 100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total 248
system.ruby.L1Cache.hit_mach_latency_hist_seqr::bucket_size 1
system.ruby.L1Cache.hit_mach_latency_hist_seqr::max_bucket 9
system.ruby.L1Cache.hit_mach_latency_hist_seqr::samples 2784
system.ruby.L1Cache.hit_mach_latency_hist_seqr::mean 1
system.ruby.L1Cache.hit_mach_latency_hist_seqr::gmean 1
system.ruby.L1Cache.hit_mach_latency_hist_seqr | 0 0.00% 0.00% | 2784 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.L1Cache.hit_mach_latency_hist_seqr::total 2784
system.ruby.L2Cache.hit_mach_latency_hist_seqr::bucket_size 2
system.ruby.L2Cache.hit_mach_latency_hist_seqr::max_bucket 19
system.ruby.L2Cache.hit_mach_latency_hist_seqr::samples 69
system.ruby.L2Cache.hit_mach_latency_hist_seqr::mean 11
system.ruby.L2Cache.hit_mach_latency_hist_seqr::gmean 11.000000
system.ruby.L2Cache.hit_mach_latency_hist_seqr | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 69 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.L2Cache.hit_mach_latency_hist_seqr::total 69
system.ruby.Directory.miss_mach_latency_hist_seqr::bucket_size 32
system.ruby.Directory.miss_mach_latency_hist_seqr::max_bucket 319
system.ruby.Directory.miss_mach_latency_hist_seqr::samples 441
system.ruby.Directory.miss_mach_latency_hist_seqr::mean 63.988662
system.ruby.Directory.miss_mach_latency_hist_seqr::gmean 60.139666
system.ruby.Directory.miss_mach_latency_hist_seqr::stdev 27.525151
system.ruby.Directory.miss_mach_latency_hist_seqr | 57 12.93% 12.93% | 293 66.44% 79.37% | 85 19.27% 98.64% | 2 0.45% 99.09% | 0 0.00% 99.09% | 0 0.00% 99.09% | 0 0.00% 99.09% | 0 0.00% 99.09% | 0 0.00% 99.09% | 4 0.91% 100.00%
system.ruby.Directory.miss_mach_latency_hist_seqr::total 441
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size 1
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket 9
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples 1
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev nan
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request | 1 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::total 1
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size 1
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket 9
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::samples 1
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::stdev nan
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward | 1 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::total 1
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size 8
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket 79
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::samples 1
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::mean 75
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::gmean 75.000000
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev nan
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 1 100.00% 100.00%
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::total 1
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size 1
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket 9
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::samples 1
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev nan
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion | 1 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::total 1
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size 1
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket 9
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::samples 233
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::mean 1
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::gmean 1
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr | 0 0.00% 0.00% | 233 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::total 233
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size 2
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket 19
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::samples 36
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::mean 11
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::gmean 11.000000
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 36 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::total 36
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size 16
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket 159
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::samples 146
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::mean 56.390411
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::gmean 52.068669
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::stdev 20.461022
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr | 0 0.00% 0.00% | 42 28.77% 28.77% | 3 2.05% 30.82% | 69 47.26% 78.08% | 18 12.33% 90.41% | 14 9.59% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::total 146
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size 1
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket 9
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::samples 236
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::mean 1
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::gmean 1
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr | 0 0.00% 0.00% | 236 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::total 236
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size 2
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket 19
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::samples 11
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::mean 11
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::gmean 11.000000
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 11 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::total 11
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size 8
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket 79
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::samples 47
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::mean 53.574468
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::gmean 49.876949
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::stdev 18.206240
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 15 31.91% 31.91% | 0 0.00% 31.91% | 0 0.00% 31.91% | 0 0.00% 31.91% | 22 46.81% 78.72% | 5 10.64% 89.36% | 5 10.64% 100.00%
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::total 47
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size 1
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket 9
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::samples 2315
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::mean 1
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::gmean 1
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr | 0 0.00% 0.00% | 2315 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::total 2315
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size 2
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket 19
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::samples 22
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::mean 11
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::gmean 11.000000
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 22 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::total 22
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size 32
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket 319
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples 248
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean 70.435484
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean 67.827440
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev 30.751253
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr | 0 0.00% 0.00% | 199 80.24% 80.24% | 43 17.34% 97.58% | 2 0.81% 98.39% | 0 0.00% 98.39% | 0 0.00% 98.39% | 0 0.00% 98.39% | 0 0.00% 98.39% | 0 0.00% 98.39% | 4 1.61% 100.00%
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total 248
system.ruby.Directory_Controller.GETX 51 0.00% 0.00%
system.ruby.Directory_Controller.GETS 410 0.00% 0.00%
system.ruby.Directory_Controller.PUT 425 0.00% 0.00%
system.ruby.Directory_Controller.UnblockM 440 0.00% 0.00%
system.ruby.Directory_Controller.Writeback_Exclusive_Clean 344 0.00% 0.00%
system.ruby.Directory_Controller.Writeback_Exclusive_Dirty 81 0.00% 0.00%
system.ruby.Directory_Controller.Memory_Data 441 0.00% 0.00%
system.ruby.Directory_Controller.Memory_Ack 81 0.00% 0.00%
system.ruby.Directory_Controller.NO.PUT 425 0.00% 0.00%
system.ruby.Directory_Controller.E.GETX 47 0.00% 0.00%
system.ruby.Directory_Controller.E.GETS 394 0.00% 0.00%
system.ruby.Directory_Controller.NO_B.UnblockM 440 0.00% 0.00%
system.ruby.Directory_Controller.NO_B_W.Memory_Data 441 0.00% 0.00%
system.ruby.Directory_Controller.WB.GETX 4 0.00% 0.00%
system.ruby.Directory_Controller.WB.GETS 14 0.00% 0.00%
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Clean 344 0.00% 0.00%
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Dirty 81 0.00% 0.00%
system.ruby.Directory_Controller.WB_E_W.GETS 2 0.00% 0.00%
system.ruby.Directory_Controller.WB_E_W.Memory_Ack 81 0.00% 0.00%
system.ruby.L1Cache_Controller.Load 422 0.00% 0.00%
system.ruby.L1Cache_Controller.Ifetch 2591 0.00% 0.00%
system.ruby.L1Cache_Controller.Store 298 0.00% 0.00%
system.ruby.L1Cache_Controller.L2_Replacement 425 0.00% 0.00%
system.ruby.L1Cache_Controller.L1_to_L2 502 0.00% 0.00%
system.ruby.L1Cache_Controller.Trigger_L2_to_L1D 47 0.00% 0.00%
system.ruby.L1Cache_Controller.Trigger_L2_to_L1I 22 0.00% 0.00%
system.ruby.L1Cache_Controller.Complete_L2_to_L1 69 0.00% 0.00%
system.ruby.L1Cache_Controller.Exclusive_Data 441 0.00% 0.00%
system.ruby.L1Cache_Controller.Writeback_Ack 425 0.00% 0.00%
system.ruby.L1Cache_Controller.All_acks_no_sharers 441 0.00% 0.00%
system.ruby.L1Cache_Controller.I.Load 146 0.00% 0.00%
system.ruby.L1Cache_Controller.I.Ifetch 248 0.00% 0.00%
system.ruby.L1Cache_Controller.I.Store 47 0.00% 0.00%
system.ruby.L1Cache_Controller.M.Load 109 0.00% 0.00%
system.ruby.L1Cache_Controller.M.Ifetch 2315 0.00% 0.00%
system.ruby.L1Cache_Controller.M.Store 35 0.00% 0.00%
system.ruby.L1Cache_Controller.M.L2_Replacement 344 0.00% 0.00%
system.ruby.L1Cache_Controller.M.L1_to_L2 397 0.00% 0.00%
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1D 23 0.00% 0.00%
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1I 22 0.00% 0.00%
system.ruby.L1Cache_Controller.MM.Load 124 0.00% 0.00%
system.ruby.L1Cache_Controller.MM.Store 201 0.00% 0.00%
system.ruby.L1Cache_Controller.MM.L2_Replacement 81 0.00% 0.00%
system.ruby.L1Cache_Controller.MM.L1_to_L2 105 0.00% 0.00%
system.ruby.L1Cache_Controller.MM.Trigger_L2_to_L1D 24 0.00% 0.00%
system.ruby.L1Cache_Controller.MR.Load 22 0.00% 0.00%
system.ruby.L1Cache_Controller.MR.Ifetch 22 0.00% 0.00%
system.ruby.L1Cache_Controller.MR.Store 1 0.00% 0.00%
system.ruby.L1Cache_Controller.MMR.Load 14 0.00% 0.00%
system.ruby.L1Cache_Controller.MMR.Store 10 0.00% 0.00%
system.ruby.L1Cache_Controller.IM.Exclusive_Data 47 0.00% 0.00%
system.ruby.L1Cache_Controller.M_W.All_acks_no_sharers 394 0.00% 0.00%
system.ruby.L1Cache_Controller.MM_W.All_acks_no_sharers 47 0.00% 0.00%
system.ruby.L1Cache_Controller.IS.Exclusive_Data 394 0.00% 0.00%
system.ruby.L1Cache_Controller.MI.Load 7 0.00% 0.00%
system.ruby.L1Cache_Controller.MI.Ifetch 6 0.00% 0.00%
system.ruby.L1Cache_Controller.MI.Store 4 0.00% 0.00%
system.ruby.L1Cache_Controller.MI.Writeback_Ack 425 0.00% 0.00%
system.ruby.L1Cache_Controller.MT.Complete_L2_to_L1 45 0.00% 0.00%
system.ruby.L1Cache_Controller.MMT.Complete_L2_to_L1 24 0.00% 0.00%
---------- End Simulation Statistics ----------
|