blob: 563f4d9b3663441bb2c4e309dba96975cece99af (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.000054 # Number of seconds simulated
sim_ticks 53605000 # Number of ticks simulated
final_tick 53605000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 205629 # Simulator instruction rate (inst/s)
host_op_rate 205519 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 1984690430 # Simulator tick rate (ticks/s)
host_mem_usage 637752 # Number of bytes of host memory used
host_seconds 0.03 # Real time elapsed on the host
sim_insts 5548 # Number of instructions simulated
sim_ops 5548 # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 53605000 # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst 16448 # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data 8768 # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total 25216 # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst 16448 # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total 16448 # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst 257 # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data 137 # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total 394 # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst 306837049 # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data 163566831 # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total 470403880 # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst 306837049 # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total 306837049 # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst 306837049 # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data 163566831 # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total 470403880 # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs 394 # Number of read requests accepted
system.mem_ctrl.writeReqs 0 # Number of write requests accepted
system.mem_ctrl.readBursts 394 # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM 25216 # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ 0 # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten 0 # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys 25216 # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys 0 # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0 21 # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1 7 # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2 1 # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3 7 # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4 0 # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5 69 # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6 79 # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7 62 # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8 32 # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9 17 # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10 9 # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11 47 # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12 10 # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13 21 # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14 5 # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15 7 # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0 0 # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1 0 # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2 0 # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3 0 # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4 0 # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5 0 # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6 0 # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7 0 # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8 0 # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9 0 # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10 0 # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11 0 # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12 0 # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13 0 # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14 0 # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15 0 # Per bank write bursts
system.mem_ctrl.numRdRetry 0 # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry 0 # Number of times write queue was full causing retry
system.mem_ctrl.totGap 53508000 # Total gap between requests
system.mem_ctrl.readPktSize::0 0 # Read request sizes (log2)
system.mem_ctrl.readPktSize::1 0 # Read request sizes (log2)
system.mem_ctrl.readPktSize::2 0 # Read request sizes (log2)
system.mem_ctrl.readPktSize::3 0 # Read request sizes (log2)
system.mem_ctrl.readPktSize::4 0 # Read request sizes (log2)
system.mem_ctrl.readPktSize::5 0 # Read request sizes (log2)
system.mem_ctrl.readPktSize::6 394 # Read request sizes (log2)
system.mem_ctrl.writePktSize::0 0 # Write request sizes (log2)
system.mem_ctrl.writePktSize::1 0 # Write request sizes (log2)
system.mem_ctrl.writePktSize::2 0 # Write request sizes (log2)
system.mem_ctrl.writePktSize::3 0 # Write request sizes (log2)
system.mem_ctrl.writePktSize::4 0 # Write request sizes (log2)
system.mem_ctrl.writePktSize::5 0 # Write request sizes (log2)
system.mem_ctrl.writePktSize::6 0 # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0 394 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1 0 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2 0 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3 0 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4 0 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5 0 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6 0 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63 0 # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples 92 # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean 246.260870 # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean 176.635417 # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev 203.037423 # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::64-127 28 30.43% 30.43% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-191 15 16.30% 46.74% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::192-255 11 11.96% 58.70% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-319 8 8.70% 67.39% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::320-383 6 6.52% 73.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-447 7 7.61% 81.52% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::448-511 3 3.26% 84.78% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-575 3 3.26% 88.04% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::576-639 6 6.52% 94.57% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-703 2 2.17% 96.74% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-831 1 1.09% 97.83% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-959 2 2.17% 100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total 92 # Bytes accessed per row activation
system.mem_ctrl.totQLat 2887500 # Total ticks spent queuing
system.mem_ctrl.totMemAccLat 10275000 # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat 1970000 # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat 7328.68 # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat 26078.68 # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW 470.40 # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys 470.40 # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil 3.68 # Data bus utilization in percentage
system.mem_ctrl.busUtilRead 3.68 # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite 0.00 # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen 1.00 # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen 0.00 # Average write queue length when enqueuing
system.mem_ctrl.readRowHits 296 # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits 0 # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate 75.13 # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate nan # Row buffer hit rate for writes
system.mem_ctrl.avgGap 135807.11 # Average gap between requests
system.mem_ctrl.pageHitRate 75.13 # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy 378000 # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy 206250 # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy 1614600 # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy 0 # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy 3051360 # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy 30461940 # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy 1478250 # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.totalEnergy 37190400 # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower 791.306152 # Core power per rank (mW)
system.mem_ctrl_0.memoryStateTime::IDLE 2310750 # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF 1560000 # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN 0 # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT 43141000 # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN 0 # Time in different power states
system.mem_ctrl_1.actEnergy 272160 # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy 148500 # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy 1053000 # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy 0 # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy 3051360 # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy 29252115 # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy 2526750 # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.totalEnergy 36303885 # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower 772.793039 # Core power per rank (mW)
system.mem_ctrl_1.memoryStateTime::IDLE 5312750 # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF 1560000 # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN 0 # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT 41373250 # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN 0 # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 53605000 # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls 11 # Number of system calls
system.cpu.pwrStateResidencyTicks::ON 53605000 # Cumulative time (in ticks) in various power states
system.cpu.numCycles 53605 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.committedInsts 5548 # Number of instructions committed
system.cpu.committedOps 5548 # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses 4660 # Number of integer alu accesses
system.cpu.num_fp_alu_accesses 0 # Number of float alu accesses
system.cpu.num_func_calls 146 # number of times a function call or return occured
system.cpu.num_conditional_control_insts 835 # number of instructions that are conditional controls
system.cpu.num_int_insts 4660 # number of integer instructions
system.cpu.num_fp_insts 0 # number of float instructions
system.cpu.num_int_register_reads 10977 # number of times the integer registers were read
system.cpu.num_int_register_writes 5062 # number of times the integer registers were written
system.cpu.num_fp_register_reads 0 # number of times the floating registers were read
system.cpu.num_fp_register_writes 0 # number of times the floating registers were written
system.cpu.num_mem_refs 1404 # number of memory refs
system.cpu.num_load_insts 726 # Number of load instructions
system.cpu.num_store_insts 678 # Number of store instructions
system.cpu.num_idle_cycles 0.001000 # Number of idle cycles
system.cpu.num_busy_cycles 53604.999000 # Number of busy cycles
system.cpu.not_idle_fraction 1.000000 # Percentage of non-idle cycles
system.cpu.idle_fraction 0.000000 # Percentage of idle cycles
system.cpu.Branches 1187 # Number of branches fetched
system.cpu.op_class::No_OpClass 173 3.09% 3.09% # Class of executed instruction
system.cpu.op_class::IntAlu 4014 71.79% 74.89% # Class of executed instruction
system.cpu.op_class::IntMult 0 0.00% 74.89% # Class of executed instruction
system.cpu.op_class::IntDiv 0 0.00% 74.89% # Class of executed instruction
system.cpu.op_class::FloatAdd 0 0.00% 74.89% # Class of executed instruction
system.cpu.op_class::FloatCmp 0 0.00% 74.89% # Class of executed instruction
system.cpu.op_class::FloatCvt 0 0.00% 74.89% # Class of executed instruction
system.cpu.op_class::FloatMult 0 0.00% 74.89% # Class of executed instruction
system.cpu.op_class::FloatDiv 0 0.00% 74.89% # Class of executed instruction
system.cpu.op_class::FloatSqrt 0 0.00% 74.89% # Class of executed instruction
system.cpu.op_class::SimdAdd 0 0.00% 74.89% # Class of executed instruction
system.cpu.op_class::SimdAddAcc 0 0.00% 74.89% # Class of executed instruction
system.cpu.op_class::SimdAlu 0 0.00% 74.89% # Class of executed instruction
system.cpu.op_class::SimdCmp 0 0.00% 74.89% # Class of executed instruction
system.cpu.op_class::SimdCvt 0 0.00% 74.89% # Class of executed instruction
system.cpu.op_class::SimdMisc 0 0.00% 74.89% # Class of executed instruction
system.cpu.op_class::SimdMult 0 0.00% 74.89% # Class of executed instruction
system.cpu.op_class::SimdMultAcc 0 0.00% 74.89% # Class of executed instruction
system.cpu.op_class::SimdShift 0 0.00% 74.89% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc 0 0.00% 74.89% # Class of executed instruction
system.cpu.op_class::SimdSqrt 0 0.00% 74.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd 0 0.00% 74.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu 0 0.00% 74.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp 0 0.00% 74.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt 0 0.00% 74.89% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv 0 0.00% 74.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc 0 0.00% 74.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMult 0 0.00% 74.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc 0 0.00% 74.89% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt 0 0.00% 74.89% # Class of executed instruction
system.cpu.op_class::MemRead 726 12.99% 87.87% # Class of executed instruction
system.cpu.op_class::MemWrite 678 12.13% 100.00% # Class of executed instruction
system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::total 5591 # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 53605000 # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements 0 # number of replacements
system.cpu.dcache.tags.tagsinuse 83.787726 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 1253 # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs 138 # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs 9.079710 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 83.787726 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data 0.081824 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.081824 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 138 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0 10 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1 128 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 0.134766 # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses 2920 # Number of tag accesses
system.cpu.dcache.tags.data_accesses 2920 # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 53605000 # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data 662 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 662 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 591 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 591 # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data 1253 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 1253 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 1253 # number of overall hits
system.cpu.dcache.overall_hits::total 1253 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 56 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 56 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 82 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 82 # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data 138 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 138 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 138 # number of overall misses
system.cpu.dcache.overall_misses::total 138 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 5756000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 5756000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 8522000 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 8522000 # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 14278000 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 14278000 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 14278000 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 14278000 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 718 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 718 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 673 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 673 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 1391 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 1391 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 1391 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 1391 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.077994 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.077994 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.121842 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.121842 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.099209 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.099209 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.099209 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.099209 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 102785.714286 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 102785.714286 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 103926.829268 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 103926.829268 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 103463.768116 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 103463.768116 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 103463.768116 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 103463.768116 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 56 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 56 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 82 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 82 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 138 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 138 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 138 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 138 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 5644000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 5644000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8358000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 8358000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 14002000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 14002000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 14002000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 14002000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.077994 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.077994 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.121842 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.121842 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.099209 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.099209 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.099209 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.099209 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 100785.714286 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 100785.714286 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 101926.829268 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 101926.829268 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 101463.768116 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 101463.768116 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 101463.768116 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 101463.768116 # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 53605000 # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements 71 # number of replacements
system.cpu.icache.tags.tagsinuse 98.163046 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 5333 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 259 # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs 20.590734 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 98.163046 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.383449 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.383449 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 188 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0 59 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1 129 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 0.734375 # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses 11443 # Number of tag accesses
system.cpu.icache.tags.data_accesses 11443 # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 53605000 # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst 5333 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 5333 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 5333 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 5333 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 5333 # number of overall hits
system.cpu.icache.overall_hits::total 5333 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 259 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 259 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 259 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 259 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 259 # number of overall misses
system.cpu.icache.overall_misses::total 259 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 26157000 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 26157000 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 26157000 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 26157000 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 26157000 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 26157000 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 5592 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 5592 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 5592 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 5592 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 5592 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 5592 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.046316 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.046316 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.046316 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.046316 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.046316 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.046316 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 100992.277992 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100992.277992 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 100992.277992 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100992.277992 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 100992.277992 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100992.277992 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 259 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 259 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 259 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 259 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 259 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 259 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 25639000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 25639000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 25639000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 25639000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 25639000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 25639000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.046316 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.046316 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.046316 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.046316 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.046316 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.046316 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 98992.277992 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98992.277992 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 98992.277992 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98992.277992 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 98992.277992 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98992.277992 # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests 468 # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests 73 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests 1 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 53605000 # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp 315 # Transaction distribution
system.l2bus.trans_dist::CleanEvict 71 # Transaction distribution
system.l2bus.trans_dist::ReadExReq 82 # Transaction distribution
system.l2bus.trans_dist::ReadExResp 82 # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq 315 # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side 589 # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side 276 # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total 865 # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side 16576 # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side 8832 # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total 25408 # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops 0 # Total snoops (count)
system.l2bus.snoopTraffic 0 # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples 397 # Request fanout histogram
system.l2bus.snoop_fanout::mean 0.007557 # Request fanout histogram
system.l2bus.snoop_fanout::stdev 0.086709 # Request fanout histogram
system.l2bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0 394 99.24% 99.24% # Request fanout histogram
system.l2bus.snoop_fanout::1 3 0.76% 100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value 0 # Request fanout histogram
system.l2bus.snoop_fanout::max_value 1 # Request fanout histogram
system.l2bus.snoop_fanout::total 397 # Request fanout histogram
system.l2bus.reqLayer0.occupancy 468000 # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization 0.9 # Layer utilization (%)
system.l2bus.respLayer0.occupancy 777000 # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization 1.4 # Layer utilization (%)
system.l2bus.respLayer1.occupancy 414000 # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization 0.8 # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 53605000 # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements 0 # number of replacements
system.l2cache.tags.tagsinuse 200.697345 # Cycle average of tags in use
system.l2cache.tags.total_refs 73 # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs 394 # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs 0.185279 # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst 117.835895 # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 82.861451 # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst 0.028769 # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data 0.020230 # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total 0.048998 # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024 394 # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0 68 # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1 326 # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024 0.096191 # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses 4130 # Number of tag accesses
system.l2cache.tags.data_accesses 4130 # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 53605000 # Cumulative time (in ticks) in various power states
system.l2cache.ReadSharedReq_hits::cpu.inst 2 # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data 1 # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total 3 # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst 2 # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data 1 # number of demand (read+write) hits
system.l2cache.demand_hits::total 3 # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst 2 # number of overall hits
system.l2cache.overall_hits::cpu.data 1 # number of overall hits
system.l2cache.overall_hits::total 3 # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data 82 # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total 82 # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst 257 # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data 55 # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total 312 # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst 257 # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data 137 # number of demand (read+write) misses
system.l2cache.demand_misses::total 394 # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst 257 # number of overall misses
system.l2cache.overall_misses::cpu.data 137 # number of overall misses
system.l2cache.overall_misses::total 394 # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data 8112000 # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total 8112000 # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst 24816000 # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data 5453000 # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total 30269000 # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst 24816000 # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data 13565000 # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total 38381000 # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst 24816000 # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data 13565000 # number of overall miss cycles
system.l2cache.overall_miss_latency::total 38381000 # number of overall miss cycles
system.l2cache.ReadExReq_accesses::cpu.data 82 # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total 82 # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst 259 # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data 56 # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total 315 # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst 259 # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data 138 # number of demand (read+write) accesses
system.l2cache.demand_accesses::total 397 # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst 259 # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data 138 # number of overall (read+write) accesses
system.l2cache.overall_accesses::total 397 # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst 0.992278 # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data 0.982143 # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total 0.990476 # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst 0.992278 # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data 0.992754 # miss rate for demand accesses
system.l2cache.demand_miss_rate::total 0.992443 # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst 0.992278 # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data 0.992754 # miss rate for overall accesses
system.l2cache.overall_miss_rate::total 0.992443 # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 98926.829268 # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 98926.829268 # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 96560.311284 # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 99145.454545 # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 97016.025641 # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 96560.311284 # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 99014.598540 # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 97413.705584 # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 96560.311284 # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 99014.598540 # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 97413.705584 # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data 82 # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total 82 # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst 257 # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data 55 # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total 312 # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst 257 # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data 137 # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total 394 # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst 257 # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data 137 # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total 394 # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data 6472000 # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total 6472000 # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst 19676000 # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 4353000 # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total 24029000 # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst 19676000 # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data 10825000 # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total 30501000 # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst 19676000 # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data 10825000 # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total 30501000 # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst 0.992278 # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.982143 # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total 0.990476 # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst 0.992278 # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data 0.992754 # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total 0.992443 # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst 0.992278 # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data 0.992754 # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total 0.992443 # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 78926.829268 # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 78926.829268 # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 76560.311284 # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 79145.454545 # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 77016.025641 # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 76560.311284 # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 79014.598540 # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 77413.705584 # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 76560.311284 # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 79014.598540 # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 77413.705584 # average overall mshr miss latency
system.membus.snoop_filter.tot_requests 394 # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests 0 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 53605000 # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp 312 # Transaction distribution
system.membus.trans_dist::ReadExReq 82 # Transaction distribution
system.membus.trans_dist::ReadExResp 82 # Transaction distribution
system.membus.trans_dist::ReadSharedReq 312 # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port 788 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 788 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port 25216 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 25216 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 0 # Total snoops (count)
system.membus.snoopTraffic 0 # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples 394 # Request fanout histogram
system.membus.snoop_fanout::mean 0 # Request fanout histogram
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 394 100.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 0 # Request fanout histogram
system.membus.snoop_fanout::max_value 0 # Request fanout histogram
system.membus.snoop_fanout::total 394 # Request fanout histogram
system.membus.reqLayer0.occupancy 394000 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.7 # Layer utilization (%)
system.membus.respLayer0.occupancy 2102000 # Layer occupancy (ticks)
system.membus.respLayer0.utilization 3.9 # Layer utilization (%)
---------- End Simulation Statistics ----------
|